Manuals / Texas Instruments / Home Audio / Stereo System

Texas Instruments TMS320F2809, TMS320F2808 8 L0, L1, H0 SARAMs, Boot ROM, Boot Mode Selection

Models: TMS320F28016 TMS320F2801 TMS320F2802 TMS320F28015 TMS320C2801 TMS320F2806 TMS320F2808 TMS320F2809 TMS320C2802

1 144

Download 144 pages 22.74 Kb

Page 36

TMS320F2809, TMS320F2808, TMS320F2806

TMS320F2802, TMS320F2801, TMS320C2802

TMS320C2801, TMS320F28016, TMS320F28015

SPRS230L –OCTOBER 2003 –REVISED DECEMBER 2009

www.ti.com

3.2.8L0, L1, H0 SARAMs

The F2809 and F2808 each contain an additional 16K x 16 of single-access RAM, divided into 3 blocks (L0-4K, L1-4K, H0-8K). The F2806 contains an additional 8K x 16 of single-access RAM, divided into 2 blocks (L0-4K, L1-4K). The F2802, F2801, C2802, and C2801 each contain an additional 4K x 16 of single-access RAM (L0-4K). Each block can be independently accessed to minimize CPU pipeline stalls. Each block is mapped to both program and data space.

3.2.9Boot ROM

The Boot ROM is factory-programmed with boot-loading software. Boot-mode signals are provided to tell the bootloader software what boot mode to use on power up. The user can select to boot normally or to download new software from an external connection or to select boot software that is programmed in the internal Flash/ROM. The Boot ROM also contains standard tables, such as SIN/COS waveforms, for use in math related algorithms.

Table 3-7. Boot Mode Selection

			GPIO18	GPIO29
	MODE	DESCRIPTION	SPICLKA	GPIO29	GPIO34
	MODE	DESCRIPTION	SPICLKA	SCITXDA	GPIO34
			SCITXDB	SCITXDA
			SCITXDB

	Boot to Flash/ROM	Jump to Flash/ROM address 0x3F 7FF6	1	1	1
		You must have programmed a branch instruction here prior
		to reset to redirect code execution as desired.

	SCI-A Boot	Load a data stream from SCI-A	1	1	0

	SPI-A Boot	Load from an external serial SPI EEPROM on SPI-A	1	0	1

	I2C Boot	Load data from an external EEPROM at address 0x50 on	1	0	0
		the I2C bus

	eCAN-A Boot	Call CAN_Boot to load from eCAN-A mailbox 1.	0	1	1

	Boot to M0 SARAM	Jump to M0 SARAM address 0x00 0000.	0	1	0

	Boot to OTP	Jump to OTP address 0x3D 7800	0	0	1

	Parallel I/O Boot	Load data from GPIO0 - GPIO15	0	0	0

36

Functional Overview

Copyright © 2003–2009, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Link(s): TMS320F2809 TMS320F2808 TMS320F2806 TMS320F2802 TMS320F2801 TMS320C2802

TMS320C2801 TMS320F28016 TMS320F28015

Image 36

Texas Instruments TMS320F2809, TMS320F2808, TMS320C2802, TMS320C2801 8 L0, L1, H0 SARAMs, Boot ROM, Boot Mode Selection

Contents

Data Manual ROM Gpio MUX ROM Timing C280x only Typical Operational Power Versus Frequency F2808 Warm Reset TMS320F2809, TMS320F2808, TMS320F2806 Xclkin Timing Requirements PLL Enabled Features Check for Getting Started Acquire the appropriate development toolsDownload starter software Download flash programming software Introduction Hardware Features 100-MHz Devices Feature TYPE1 Hardware Features 60-MHz Devices Feature Pin Assignments TMS320F2809, TMS320F2808 100-Pin PZ Lqfp Top View TMS320F2806 100-Pin PZ Lqfp Top View On the C280x devices, the VDD3VFL pin is Vddio TMS320F2801x 100-Pin PZ Lqfp Top View Bottom View Signal Descriptions Signal Descriptions Reset ADC SignalsCPU and I/O Power Pins Gpioa and Peripheral Signals 2 Signal Descriptions TMS320F2809, TMS320F2808, TMS320F2806 TMS320C2801, TMS320F28016, TMS320F28015 GPIO33 Functional Block Diagram Protected by the CODE-SECURITY Module Memory Maps F2809 Memory Map F2808 Memory Map F2806 Memory Map F2802, C2802 Memory Map F2801, F28015, F28016, C2801 Memory Map Addresses of Flash Sectors in F2809 Addresses of Flash Sectors in F2808Addresses of Flash Sectors in F2806, F2802 Address Range Program and Data Space Impact of Using the Code Security Module Addresses of Flash Sectors in F2801, F28015, F28016Address Flash ROM Wait-states Area WAIT-STATES CommentsOTP H0 Saram Brief Descriptions 1 C28x CPUMemory Bus Harvard Bus Architecture Peripheral Bus Real-Time Jtag and Analysis Flash6 ROM 7 M0, M1 SARAMs Boot ROM Boot Mode Selection8 L0, L1, H0 SARAMs Security Disclaimer Code Security Module Disclaimer Low-Power Modes Peripheral Interrupt Expansion PIE BlockExternal Interrupts XINT1, XINT2, Xnmi Oscillator and PLL 19 32-Bit CPU-Timers 0, 1 Peripheral Frames 0, 1, 2 PFnGeneral-Purpose Input/Output Gpio Multiplexer Control Peripherals Serial Port Peripherals Register Map Access Type Peripheral Frame 0 Registers1Peripheral Frame 1 Registers1 Name Address Range Device Emulation Registers Interrupts10. Peripheral Frame 2 Registers1 11. Device Emulation Registers External and PIE Interrupt Sources INT1 INT2 INT11 INT12 MUXIntm 13. PIE Configuration and Control Registers External Interrupts14. External Interrupt Registers System Control 15. PLL, Clocking, Watchdog, and Low-Power Mode Registers1 OSC and PLL Block External Clock Signal Toggling 0 −V DD Crystal 17. Possible PLL Configuration Modes PLL Mode Remarks Pllstsclkindiv Sysclkout ClkinPLL-Based Clock Module 16. Pllcr Register Bit Definitions Loss of Input Clock Watchdog Block Low-Power Modes Block 18. Low-Power ModesLPMCR010 Oscclk Clkin Sysclkout 32-Bit CPU-Timers 0/1/2 TddrhtddrPrdhprd Pschpsc TCR.4 CPU-Timers 0, 1, 2 Configuration and Control Registers Enhanced PWM Modules ePWM1/2/3/4/5/6 EPWM Control and Status Registers EPWM1 EPWM2 EPWM3 EPWM4 EPWM5 EPWM6 Size#SHADOW CTR = Zero Hi-Resolution PWM Hrpwm Enhanced CAP Modules eCAP1/2/3/4 Ctrphs Ctrovf OVFRST CTR=PRD CTR=CMP ECAP Control and Status Registers ECAP1 ECAP2 ECAP3 ECAP4Size Description Enhanced QEP Modules eQEP1/2 EQEP Control and Status Registers EQEP1 EQEP2Register Description Address #SHADOW Enhanced Analog-to-Digital Converter ADC Module Sysclkout DSP Adcenclk Halt Hspclk ADCINA0ADCINA7 ADCINB0 ADCINB7 ADCINA70 ADCINB70Adclo Adcrefin ADC Connections if the ADC Is Not Used Adcresext ADC Registers ADC Registers1 Peripherals TMS320F2809, TMS320F2808, TMS320F2806 TMS320F2802, TMS320F2801, TMS320C2802SN65HVD23x Can Bus 11. eCAN-A Memory Map 12. eCAN-B Memory Map Can Register Map1 Register NameECAN-A ECAN-B Size Description Address Serial Communications Interface SCI Modules SCI-A, SCI-B SCI-A Registers1 SCI-B Registers1 13. Serial Communications Interface SCI Module Block Diagram When Spibrr = 3 to 10. SPI-A Registers 11. SPI-B Registers 12. SPI-C Registers 13. SPI-D Registers 14. SPI Module Block Diagram Slave Mode −−−−− Inter-Integrated Circuit I2C 14. I2C-A Registers Gpio MUX Sdaa SclaI2CAENCLK I2C−A C28X CPU Sysclkout Sysrs Gpiolmpsel GPIOXINT1SEL GPIOXINT2SEL Gpioxnmisel 15. Gpio Registers Gpio Control Registers Eallow ProtectedGpio Data Registers not Eallow Protected 16. F2808 Gpio MUX Table GPAMUX1/2GPAMUX1 GPAMUX2 Time between samples GPyCTRL Reg GPIOx Sync Sysclkout Device and Development Support Tool Nomenclature Software Development ToolsHardware Development Tools Temperature Range TMSPrefix Device Family Documentation Support TMS320x280x, 2801x Peripheral Selection GuideLiterature Peripheral Guide TMS320C28x Application Programming Interface API Reference Application Reports and Software TMS320x281x to TMS320x2833x or 2823x Migration OverviewTMS320x280x to TMS320x2833x or 2823x Migration Overview C28x FPU Primer SPRA820 Software Device Support Electrical Specifications Absolute Maximum Ratings1 Electrical Characteristics Recommended Operating ConditionsMIN NOM MAX Unit Parameter Test Conditions MIN TYP MAX Unit Current Consumption Sysclkout TYP5 MAX6 SCI-A SPI-A ADC TYP4 MAX5 Reducing Current Consumption Peripheral DD Current ModuleADC I2C SCI SPI Total Power Current Consumption GraphsIDD IDDA18 Iddio Typical Operational Power Versus Frequency C280x Typical Operational Current Versus Frequency C280x Emulator Connection Without Signal Buffering for the DSP EMU0 EMU1 Trst TMS TDI TDO TCK DSP GND Tckret Jtagheader Timing Parameter Symbology General Notes on Timing ParametersTest Load Circuit 85 pF Device Clock Table TMS320x280x Clock Table and Nomenclature 100-MHz Devices Clock Requirements and Characteristics XCLKIN1 Timing Requirements PLL Enabled10. XCLKIN1 Timing Requirements PLL Disabled Input Clock Frequency Power Sequencing Power Management and Supervisory Circuit Solutions12. Power Management and Supervisory Circuit Solutions Xclkina Xclkoutb Xclkout OSCCLK/8A 13. Reset XRS Timing Requirements Xclkout XRSOSCCLK/8 14. General-Purpose Output Switching Characteristics General-Purpose Input/Output GpioGpio Output Timing Sysclkout Oscclk OSCCLK/2 Gpio Signal GPxQSELn = 1,0 6 samples Gpio Input TimingSysclkout Qualprd = 1 SYSCLKOUT/2 Output From Qualifier Sampling Window Width for Input Signals CaseGPIOxn Low-Power Mode Wakeup Timing 16. Idle Mode Timing Requirements117. Idle Mode Switching Characteristics1 Address/Data Internal 18. Standby Mode Timing Requirements 19. Standby Mode Switching CharacteristicsTest Conditions MIN NOM MAX Unit Xclkin Xclkout Standby 20. Halt Mode Timing Requirements 21. Halt Mode Switching Characteristics 23. ePWM Switching Characteristics Enhanced Control PeripheralsEnhanced Pulse Width Modulator ePWM Timing Trip-Zone Input Timing 27. eCAP Switching Characteristics 29. eQEP Switching Characteristics26. Enhanced Capture eCAP Timing Requirement1 MIN TYP MAX Unit 32. External Interrupt Switching Characteristics1 External Interrupt TimingParameter Adcsocbo 10.4 I2C Electrical Specification and Timing Serial Peripheral Interface SPI Master Mode Timing33. I2C Timing Vddio 34. SPI Master Mode External Timing Clock Phase = 0 1 2 3 4 Spisimo Spisomi Master In Data Must Be ValidSpistea 35. SPI Master Mode External Timing Clock Phase = 1 1 2 3 4 Spiclk Clock polarity =Data Valid Spisomi SPI Slave Mode Timing 36. SPI Slave Mode External Timing Clock Phase = 01 2 3 4 37. SPI Slave Mode External Timing Clock Phase = 11 2 Spisimo Data Must Be Valid On-Chip Analog-to-Digital Converter ADC Power-Up Control Bit Timing Analog Inputs ConverterConversion Modes ADCIN0 Sequential Sampling Mode Single-Channel Smode = AT 12.5 MHz Sample n Sample n +ADC Clock Remarks Simultaneous Sampling Mode Dual-Channel Smode = Detailed Descriptions 43. Flash Endurance for a and S Temperature Material1 44. Flash Endurance for Q Temperature Material146. Flash/OTP Access Timing Flash Timing 48. ROM/OTP Access Timing ROM Timing C280x onlySysclkout ns Flash Flash Random OTP WAIT-STATE Migration Issues ADDITIONS, DELETIONS, and Modifications F280x Thermal Model 100-pin GGM Results F280x Thermal Model 100-pin PZ ResultsC280x Thermal Model 100-pin GGM Results C280x Thermal Model 100-pin PZ Results F2809 Thermal Model 100-pin PZ Results ΨJTC/W Package Type Pins Package Qty Eco Plan Lead Orderable DeviceSamples Package Qty Eco Plan Lead TMS320F2802ZGMA Active TMS320F2802ZGMS ActiveTMS320F2806GGMA Active Microstar TMS320F2806GGMS Active TMS320F2809ZGMA Active TMS320F2809ZGMS Active GGM S-PBGA-N100 10,10 20 TYP40 MAX 4145257-3/C 12/01Page PZ S-PQFP-G100 Plastic Quad Flatpack Products Applications DSPRfid