Texas Instruments TMS320F28015, TMS320F2809, TMS320F2808 SPI Module Block Diagram Slave Mode

TMS320F2809, TMS320F2808, TMS320F2806

TMS320F2802, TMS320F2801, TMS320C2802

TMS320C2801, TMS320F28016, TMS320F28015

www.ti.com SPRS230L –OCTOBER 2003 –REVISED DECEMBER 2009

Figure 4-14is a block diagram of the SPI in slave mode.

SPIFFENA							Receiver	Overrun
SPIFFTX.14
							Overrun Flag	INT ENA
RX FIFO registers							SPISTS.7
SPIRXBUF								SPICTL.4
RX FIFO _0
RX FIFO _1									SPIINT/SPIRXINT
−−−−−					RX FIFO Interrupt
								RX Interrupt
RX FIFO _15
								Logic
	16
SPIRXBUF							SPIFFOVF FLAG
Buffer Register
							SPIFFRX.15		To CPU
	TX FIFO registers
		SPITXBUF
		TX FIFO _15						TX Interrupt
		−−−−−				TX FIFO Interrupt
								Logic
		TX FIFO _1							SPITXINT
		TX FIFO _0
								SPI INT
			16
							SPI INT FLAG	ENA
		SPITXBUF					SPISTS.6
	Buffer Register
16								SPICTL.0
			16
						M		M
SPIDAT								S
Data Register						S	SW1			SPISIMO
SPIDAT.15 − 0						M		M
						S	SW2	S
	Talk									SPISOMI
	SPICTL.1
										SPISTE(A)
	State Control
								Master/Slave
SPI Char SPICCR.3 − 0						S			SPICTL.2
	3	2	1	0
								SW3
						M		Clock	Clock
	SPI Bit Rate						S	Polarity	Phase
LSPCLK	SPIBRR.6 − 0						M	SPICCR.6	SPICTL.3	SPICLK
6	5	4	3	2	1	0

A.SPISTE is driven low by the master for a slave device.

Figure 4-14. SPI Module Block Diagram (Slave Mode)

Copyright © 2003–2009, Texas Instruments Incorporated Peripherals 79

Submit Documentation Feedback

Product Folder Link(s): TMS320F2809 TMS320F2808 TMS320F2806 TMS320F2802 TMS320F2801 TMS320C2802

TMS320C2801 TMS320F28016 TMS320F28015