Manuals / Agilent Technologies / Computer Equipment / Network Card

Agilent Technologies E1439 manual 196

Models: E1439

1 246

Download 246 pages 11.5 Kb

Page 206

Agilent E1439 Programmer's Reference

Equivalent numeric values for variables

Variable Name	Numeric Value

AGE1439_STATUS_FIFO_OVERFLOW	0x800
AGE1439_STATUS_HARDWARE_SET	0x8000
AGE1439_STATUS_MEAS_ARM_WAIT	0x1
AGE1439_STATUS_MEAS_IDLE	0x0
AGE1439_STATUS_MEAS_IN_PROGRESS	0x2
AGE1439_STATUS_MEAS_TRIG_WAIT	0x3
AGE1439_STATUS_MODID	0X4000
AGE1439_STATUS_OVERLOAD	0x1000
AGE1439_STATUS_PASSED	0x4
AGE1439_STATUS_READ_VALID	0x100
AGE1439_STATUS_READY	0x8
AGE1439_STATUS_SETUP_ERROR	0x40
AGE1439_STATUS_SYNC_COMPLETE	0x80
AGE1439_STR_LEN_MIN	256
AGE1439_SYNC_FRNT_TO_REAR	0
AGE1439_SUCCESS	0
AGE1439_SYNC_OFF	0
AGE1439_SYNC_ON	1
AGE1439_SYNC_OUT_BOTH	3
AGE1439_SYNC_OUT_OFF	0
AGE1439_SYNC_OUT_SMB	2
AGE1439_SYNC_OUT_VXI	1
AGE1439_SYNC_REAR_TO_FRNT	1
AGE1439_TRIG_DELAY_DEF	0
AGE1439_TRIG_DELAY_MAX	2147286000
AGE1439_TRIG_DELAY_MIN	−805108700
AGE1439_TRIG_PHASE_0	0
AGE1439_TRIG_PHASE_90	16384
AGE1439_TRIG_PHASE_180	−32768
AGE1439_TRIG_PHASE_270	−16384
AGE1439_TX_ERR_OVERRUN	256
AGE1439_USER	0
AGE1439_VCXO_EXT_REF	1
AGE1439_VCXO_INTERNAL	0
AGE1439_VCXO_OFF	0
AGE1439_VCXO_ON	1
AGE1439_VME	0
AGE1439_VXI_CLOCK	5

196

Image 206

Agilent Technologies E1439 manual 196

Contents

Agilent Technologies Part Number E1439-90005 Trademarks Agilent E1439 at a Glance E1438 E1439Software What You Get With the Agilent E1439Hardware DocumentationThis Book Other DocumentationPage Contents Contents Replacing Assemblies Contents Installing the Agilent E1439 To inspect the Agilent E1439 To inspect the Agilent E1439To install the Agilent E1439 To install the Agilent E1439Logical Address VXI Mainframe To clean fiber optic connectors To clean fiber optic connectorsTo store the module To store the moduleTo transport the module To transport the module Getting Started with the Agilent E1439 Getting Started and Introduction Getting Started and IntroductionSystem Requirements Microsoft Windows System RequirementsSystem Requirements Updating firmware To install the Windows VXIplug&play driversTo install the Windows VXIplug&play drivers To use the Resource Manager To use the Resource ManagerTo use the program group Windows To use the program group WindowsTo use the VXIplug&play Soft Front Panel SFP To use the VXIplug&play Soft Front Panel SFPTo use the example programs To use the example programsInterrupt.exe Multchan32.exeInfo.exe Getting Started with the Agilent E1439 Using the Agilent E1439 Agilent E1439 overview Agilent E1439 overviewWindows framework Programming the Agilent E1439Programming the Agilent E1439 Programming Measurement loop Measurement loopMeasurement loop in multi-module systems Delay and phase in triggered measurements Delay and phase in triggered measurementsTriggerdelayactual=0 or 0/16=0 output samples Using the Agilent E1439 Magnitude trigger and magdwell time Magnitude trigger and magdwell timeUsing the Agilent E1439 Frequency and filtering Frequency and filteringUsing clock and sync Using clock and syncManaging multiple modules Sharing Reference and Sync signals in multi-module systemsManaging multiple modules Clock distributionUsing the Agilent E1439 Systems using front panel distribution Managing multi-module systemsSlot0 Controller Managing multi-mainframe systemsSlave on Using an external sample clock Splitter External sample clock Synchronous center frequency changes Synchronizing changes in multi-module systemsSynchronous digital filter changes Trigger and phase in multi-module systems External sample synchronization in multi-module systemsNow you may take a measurement Issue an age1439measstart Sync the digital local oscillatorsTransferring data Transferring dataFiber Optic Interface Fiber Optic InterfaceBOF Sync Without Data Fiber Frame Fiber FramesData Frame Normal Data Fiber Frame EOE Sync with Data Fiber FrameOff Fiber Interface SetupFiber Modes Copy Raw Generate Fiber Receiver Append Fiber Receiver Flow Control Copy No Copy2 Agilent E1439 Programmers Reference Introduction IntroductionComponent Capability Subclass Function Name Functions listed by classFunctions listed by class Component Capability Subclass Function Name Route Configure Route Configure LOW Level Age1439interruptrestore on Functions listed by functional group Functions listed by functional groupInitializing and closing Debugging Agilent E1439 Programmers Reference Identification Trigger Synchronization controlling multiple modules Functions listed alphabetically Functions listed alphabeticallyAge1439driverdebuglevelget on page 97 −gets the debug level Agilent E1439 Programmers Reference Agilent E1439 Programmers Reference Agilent E1439 Programmers Reference Age1439adcclock Age1439adcdividerget Age1439adcdividerAdcDivider AdcDividerPtr DescriptionAge1439attribget DescriptionDatestampPtr Age1439calgetBoard ViStatus age1439clockfsViSession id, ViReal64 fs Age1439clockfsAge1439clockfsget ViStatus age1439clockfsgetViSession id, ViPReal64 fsPtrAge1439clockrecover Age1439clocksetupget Age1439clocksetupClockSetup Internal reference Simple clock setups for stand-alone modulesPhase locked to external reference Front panel master-slave setups, one master per mainframe Front master, internal referenceFront slave, phase locked to master AGE1439FRNTREARMSTREXTREFRear master, internal reference Rear panel master-slave setups, one master per mainframeRear master, phase locked to external reference Front sync, external sample clock, wired-OR sync AGE1439REARSLAVEXTREFMultiple mainframe setups Send sync to slaveExample ClockSetupPtrFunctions listed alphabetically Receive sync from master Effect on Active MeasurementAGE1439SUCCESS indicates that a function was successful Age1439closeViStatus age1439closeViSession id Blocksize Age1439combosetupPhase InterpolateAge1439datamemsizeget Age1439datascaleget Age1439datasetup Data type DataDelayDataDelayPtr BlocksizePtrDataTypePtr ResolutionResolutionPtr ModePort Xfers Sequence FilterBW Age1439dataxfersize Xfersize XfersizePtrAge1439driverdebuglevel DebugLevel DebugLevelPtrAge1439epochsetup EpochGenerateEpochSizePtr HeaderEnableHeaderEnablePtr HeaderValueOption/fiberMode Off Append101 Age1439errormessage ErrorMessageAge1439errorquery ErrorCode ErrorMessageAge1439extsamplesyncget SyncEnable SyncEnablePtrAge1439extsamplesync 105 Parameter Age1439fiberclearViStatus age1439fiberclearViSession id Description Age1439fibererrorclear ViStatus age1439fibererrorclearViSession idAge1439fibererrorget Definition Numeric Description Value109 Age1439fiberLEDget LedRegPtrAge1439fiberrcvsignalsget Pio1 Pio2 Dir NrdyAge1439fibersetup BofEnableBofEnablePtr crcEnable CrcEnablePtr fiberMode TransferRate FibermodePtrFlowControlMode TransferRatePtrAge1439fibersignalget FiberSignalPtrAge1439fiberverify VerifyPath SecAge1439fiberxmtBOF ViStatus age1439fiberxmtBOFViSession idAge1439fiberxmtsignals Age1439fiberxmtsignalsget DecimatePtr Age1439filtersetupDecimate Invalid parameter combinations SigBwPtrBe set 25 dB 15 dB Comment Age1439filtersyncViStatus age1439filtersyncViSession id Description 124 Age1439frequencycenterraw Comments126 Age1439frequencycenterrawcompute CenterFreq Age1439frequencysetupAge1439frequencycenter sets the center frequency CenterFreqPtrSyncPtr CmplxDCPtrSync 130 Age1439frontpanelclockinputget Age1439frontpanelclockinputFpClock FpClockPtr Age1439init IdQuery133 Age1439inputautozero ViStatus age1439inputautozeroViSession id DescriptionAge1439inputoffset Age1439inputoffsetsave ViStatus age1439inputoffsetsaveViSession idAge1439inputrangeauto Full Scale Voltage Vp Age1439inputrangeconvertVariable Range Index Full Scale DBm 140 Age1439inputsetup AntiAliasCouplingPtr RangeSignalPath SignalSignalPtr SignalPathPtr144 Age1439interruptrestore ViStatus age1439interruptrestoreViSession idAge1439interruptsetup Mask147 Age1439lbusmode PipelineLbusModePtr LbusReset Age1439lbusresetViStatus age1439lbusresetViSession id, ViInt16 lbusReset LbusResetPtrAge1439meascontrol Idle SyncThis function performs the following sequence 153 Age1439measinit ViStatus age1439measinitViSession id DescriptionAge1439measstart ReadValid Age1439measstatusgetDefinition BlockReadyAge1439optionsget OptionsAge1439productidget ProductIdAge1439read Checks for AGE1439STATUSREADBLOCK and AGE1439STATUSOverloadPtr DataSampleCount Read or age1439read64 function is this161 Age1439readraw WordCountCall age1439measstart Call age1439readraw 164 Age1439referenceclockget Age1439referenceclockRefClock RefClockPtr Age1439referenceprescalerget Age1439referenceprescalerRefPrescaler RefPrescalerPtr Age1439reset ViStatus age1439resetViSession id DescriptionAge1439resethard ViStatus age1439resethardViSession idAge1439revisionquery DriverRev InstrRevTestMessage TestResult ErrorAge1439selftest Message171 Age1439serialnumberget Age1439serialnumberSerialNum Age1439smbclockoutputget Age1439smbclockoutputSmbClock SmbClockPtr #include age1439.h Age1439staterecallAge1439staterecall ViStatus age1439staterecallViSession idViStatus age1439statesaveViSession id Description Age1439statesaveAge1439statesave Age1439statusget Status Bit DefinitionStatus Bit Definition Description AGE1439STATUSREADVALIDAge1439syncclockget Age1439syncclockSyncClock SyncClockPtr Age1439syncdirectionget Age1439syncdirectionSyncDirection SyncDirectionPtr Age1439syncoutputget Age1439syncoutputSyncOutput SyncOutputPtr Age1439triggerdelayactualget ActualDelayPtrAge1439triggerphaseactualget ActualPhasePtrAge1439triggersetup Pre-trigger Bit realPost trigger MagDwell Frequencysetup functionGenTrigPtr MagDwellPtrTrigTypePtr Age1439vcxoget Age1439vcxoVcxoState VcxoStatePtr Age1439vxiclockoutputget Age1439vxiclockoutputVxiClock VxiClockPtr Age1439wait Variable Name Numeric Value Equivalent numeric values for variablesEquivalent numeric values for variables 191 192 193 194 195 196 197 Age1439selftest age1439staterecall Commands which halt active measurementsCommands which halt active measurements Parameter Description Error messagesError messages 200 Default values Default valuesFunction VXIplug&play Syntax Quick Reference VXIplug&play Syntax Quick ReferenceSage DacPtr 206 Module Description Front Panel Description Front Panel DescriptionVXI backplane connections VXI backplane connectionsTrigger Lines Block diagram and description Block diagram and descriptionInput DAC AC DC Clock GenerationAnti-alias Filter Memory Controller and Sdram Memory Sampling ADCZoom and Decimation Filtering Data Output Fiber Optic InterfaceTrigger Detection Control Registers218 Replacing Assemblies Ordering Information Replaceable partsReplaceable parts Code Numbers Mfr. No Mfr. Name LocationInstalling to avoid damage AssembliesNumber Replaceable parts Ref Des Agilent Part Qty DescriptionPart Number To remove the top cover To remove the M1, M2 assemblies 226 Fiber frame that contains the last 4 data bytes in an epoch Agilent Technologies Sales OfficeFiber frame that acts as a synchronizing event Front panel data port228 Index Index Raw data, scaling 231 VME VXI 234 Need Assistance? About this edition