Manuals / Agilent Technologies / Computer Equipment / Network Card

Agilent Technologies manual Agilent E1439 Programmers Reference

Models: E1439

1 246

Download 246 pages 11.5 Kb

Page 63

4

Agilent E1439 Programmer's Reference

Image 63

Agilent Technologies manual Agilent E1439 Programmers Reference

Contents

Agilent Technologies Part Number E1439-90005 Trademarks E1438 E1439 Agilent E1439 at a GlanceDocumentation What You Get With the Agilent E1439Hardware SoftwareOther Documentation This BookPage Contents Contents Replacing Assemblies Contents Installing the Agilent E1439 To inspect the Agilent E1439 To inspect the Agilent E1439To install the Agilent E1439 To install the Agilent E1439Logical Address VXI Mainframe To clean fiber optic connectors To clean fiber optic connectorsTo store the module To transport the moduleTo store the module To transport the module Getting Started with the Agilent E1439 Getting Started and Introduction Getting Started and IntroductionSystem Requirements System RequirementsSystem Requirements Microsoft Windows To install the Windows VXIplug&play drivers To install the Windows VXIplug&play driversUpdating firmware To use the Resource Manager To use the Resource ManagerTo use the program group Windows To use the program group WindowsTo use the VXIplug&play Soft Front Panel SFP To use the VXIplug&play Soft Front Panel SFPTo use the example programs To use the example programsMultchan32.exe Info.exeInterrupt.exe Getting Started with the Agilent E1439 Using the Agilent E1439 Agilent E1439 overview Agilent E1439 overviewProgramming the Agilent E1439 Programming the Agilent E1439Windows framework Programming Measurement loop Measurement loopMeasurement loop in multi-module systems Delay and phase in triggered measurements Delay and phase in triggered measurementsTriggerdelayactual=0 or 0/16=0 output samples Using the Agilent E1439 Magnitude trigger and magdwell time Magnitude trigger and magdwell timeUsing the Agilent E1439 Frequency and filtering Frequency and filteringUsing clock and sync Using clock and syncClock distribution Sharing Reference and Sync signals in multi-module systemsManaging multiple modules Managing multiple modulesUsing the Agilent E1439 Managing multi-module systems Systems using front panel distributionManaging multi-mainframe systems Slot0 ControllerSlave on Using an external sample clock Splitter External sample clock Synchronizing changes in multi-module systems Synchronous digital filter changesSynchronous center frequency changes External sample synchronization in multi-module systems Trigger and phase in multi-module systemsSync the digital local oscillators Now you may take a measurement Issue an age1439measstartTransferring data Transferring dataFiber Optic Interface Fiber Optic InterfaceEOE Sync with Data Fiber Frame Fiber FramesData Frame Normal Data Fiber Frame BOF Sync Without Data Fiber FrameFiber Interface Setup Fiber ModesOff Copy Raw Generate Fiber Receiver Append Fiber Receiver Flow Control Copy No Copy2 Agilent E1439 Programmers Reference Introduction IntroductionFunctions listed by class Functions listed by classComponent Capability Subclass Function Name Component Capability Subclass Function Name Route Configure Route Configure LOW Level Age1439interruptrestore on Functions listed by functional group Functions listed by functional groupInitializing and closing Debugging Agilent E1439 Programmers Reference Identification Trigger Synchronization controlling multiple modules Functions listed alphabetically Functions listed alphabeticallyAge1439driverdebuglevelget on page 97 −gets the debug level Agilent E1439 Programmers Reference Agilent E1439 Programmers Reference Agilent E1439 Programmers Reference Age1439adcclock Description Age1439adcdividerAdcDivider AdcDividerPtr Age1439adcdividergetDescription Age1439attribgetAge1439calget BoardDatestampPtr ViStatus age1439clockfsgetViSession id, ViPReal64 fsPtr Age1439clockfsAge1439clockfsget ViStatus age1439clockfsViSession id, ViReal64 fsAge1439clockrecover Age1439clocksetup ClockSetupAge1439clocksetupget Simple clock setups for stand-alone modules Phase locked to external referenceInternal reference Front master, internal reference Front panel master-slave setups, one master per mainframeAGE1439FRNTREARMSTREXTREF Front slave, phase locked to masterRear panel master-slave setups, one master per mainframe Rear master, phase locked to external referenceRear master, internal reference AGE1439REARSLAVEXTREF Front sync, external sample clock, wired-OR syncSend sync to slave Multiple mainframe setupsEffect on Active Measurement ClockSetupPtrFunctions listed alphabetically Receive sync from master ExampleAge1439close ViStatus age1439closeViSession idAGE1439SUCCESS indicates that a function was successful Interpolate Age1439combosetupPhase BlocksizeAge1439datamemsizeget Age1439datascaleget Age1439datasetup BlocksizePtr DataDelayDataDelayPtr Data typeMode ResolutionResolutionPtr DataTypePtrPort Xfers Sequence FilterBW Xfersize XfersizePtr Age1439dataxfersizeDebugLevel DebugLevelPtr Age1439driverdebuglevelEpochGenerate Age1439epochsetupHeaderValue HeaderEnableHeaderEnablePtr EpochSizePtrAppend Option/fiberMode Off101 ErrorMessage Age1439errormessageErrorCode ErrorMessage Age1439errorquerySyncEnable SyncEnablePtr Age1439extsamplesyncAge1439extsamplesyncget 105 Age1439fiberclear ViStatus age1439fiberclearViSession id DescriptionParameter ViStatus age1439fibererrorclearViSession id Age1439fibererrorclearDefinition Numeric Description Value Age1439fibererrorget109 LedRegPtr Age1439fiberLEDgetPio1 Pio2 Dir Nrdy Age1439fiberrcvsignalsgetBofEnable Age1439fibersetupBofEnablePtr crcEnable CrcEnablePtr fiberMode TransferRatePtr FibermodePtrFlowControlMode TransferRateFiberSignalPtr Age1439fibersignalgetVerifyPath Sec Age1439fiberverifyViStatus age1439fiberxmtBOFViSession id Age1439fiberxmtBOFAge1439fiberxmtsignals Age1439fiberxmtsignalsget Age1439filtersetup DecimateDecimatePtr SigBwPtr Be setInvalid parameter combinations 25 dB 15 dB Age1439filtersync ViStatus age1439filtersyncViSession id DescriptionComment 124 Comments Age1439frequencycenterraw126 Age1439frequencycenterrawcompute CenterFreqPtr Age1439frequencysetupAge1439frequencycenter sets the center frequency CenterFreqCmplxDCPtr SyncSyncPtr 130 Age1439frontpanelclockinput FpClock FpClockPtrAge1439frontpanelclockinputget IdQuery Age1439init133 ViStatus age1439inputautozeroViSession id Description Age1439inputautozeroAge1439inputoffset ViStatus age1439inputoffsetsaveViSession id Age1439inputoffsetsaveAge1439inputrangeauto Age1439inputrangeconvert Variable Range IndexFull Scale Voltage Vp Full Scale DBm 140 AntiAlias Age1439inputsetupRange CouplingPtrSignalPathPtr SignalSignalPtr SignalPath144 ViStatus age1439interruptrestoreViSession id Age1439interruptrestoreMask Age1439interruptsetup147 Pipeline Age1439lbusmodeLbusModePtr LbusResetPtr Age1439lbusresetViStatus age1439lbusresetViSession id, ViInt16 lbusReset LbusResetIdle Sync Age1439meascontrolThis function performs the following sequence 153 ViStatus age1439measinitViSession id Description Age1439measinitAge1439measstart BlockReady Age1439measstatusgetDefinition ReadValidOptions Age1439optionsgetProductId Age1439productidgetChecks for AGE1439STATUSREADBLOCK and AGE1439STATUS Age1439readRead or age1439read64 function is this DataSampleCount OverloadPtr161 WordCount Age1439readrawCall age1439measstart Call age1439readraw 164 Age1439referenceclock RefClock RefClockPtrAge1439referenceclockget Age1439referenceprescaler RefPrescaler RefPrescalerPtrAge1439referenceprescalerget ViStatus age1439resetViSession id Description Age1439resetViStatus age1439resethardViSession id Age1439resethardDriverRev InstrRev Age1439revisionqueryMessage ErrorAge1439selftest TestMessage TestResult171 Age1439serialnumber SerialNumAge1439serialnumberget Age1439smbclockoutput SmbClock SmbClockPtrAge1439smbclockoutputget ViStatus age1439staterecallViSession id Age1439staterecallAge1439staterecall #include age1439.hAge1439statesave Age1439statesaveViStatus age1439statesaveViSession id Description Status Bit Definition Age1439statusgetAGE1439STATUSREADVALID Status Bit Definition DescriptionAge1439syncclock SyncClock SyncClockPtrAge1439syncclockget Age1439syncdirection SyncDirection SyncDirectionPtrAge1439syncdirectionget Age1439syncoutput SyncOutput SyncOutputPtrAge1439syncoutputget ActualDelayPtr Age1439triggerdelayactualgetActualPhasePtr Age1439triggerphaseactualgetAge1439triggersetup Bit real Post triggerPre-trigger MagDwellPtr Frequencysetup functionGenTrigPtr MagDwellTrigTypePtr Age1439vcxo VcxoState VcxoStatePtrAge1439vcxoget Age1439vxiclockoutput VxiClock VxiClockPtrAge1439vxiclockoutputget Age1439wait Equivalent numeric values for variables Equivalent numeric values for variablesVariable Name Numeric Value 191 192 193 194 195 196 197 Commands which halt active measurements Commands which halt active measurementsAge1439selftest age1439staterecall Error messages Error messagesParameter Description 200 Default values Default valuesFunction VXIplug&play Syntax Quick Reference VXIplug&play Syntax Quick ReferenceSage DacPtr 206 Module Description Front Panel Description Front Panel DescriptionVXI backplane connections VXI backplane connectionsTrigger Lines Block diagram and description Block diagram and descriptionInput Clock Generation DAC AC DCAnti-alias Filter Sampling ADC Zoom and Decimation FilteringMemory Controller and Sdram Memory Fiber Optic Interface Data OutputControl Registers Trigger Detection218 Replacing Assemblies Replaceable parts Replaceable partsOrdering Information Mfr. No Mfr. Name Location Code NumbersAssemblies Installing to avoid damageReplaceable parts Ref Des Agilent Part Qty Description Part NumberNumber To remove the top cover To remove the M1, M2 assemblies 226 Front panel data port Agilent Technologies Sales OfficeFiber frame that acts as a synchronizing event Fiber frame that contains the last 4 data bytes in an epoch228 Index Index Raw data, scaling 231 VME VXI 234 Need Assistance? About this edition