Output Data Format, Priori Data | Texas Instruments TMS320C6457 DSP

Shared-Processing (SP) Modewww.ti.com

Figure 28. EN = 0 (Big-Endian Mode) Rate = 1/5

		Word					Word
		N					N + 1
SP4	SP3	SP2	SP1	SP0	SP9	SP8	SP7	SP6	SP5
B0'	A0'	B0	A0	X0	B1'	A1'	B1	A1	X1
		Word					Word
		N + 2					N + 3
SP4	SP3	SP2	SP1	SP0	SP9	SP8	SP7	SP6	SP5
B2'	A2	B2	A2	X2	B3'	A3'	B3	A3	X3

Figure 29. EN = 1 (Little-Endian Mode) Rate = 3/4

		Word					Word
		N + 1					N
SP9	SP8	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0
0	0	0	0	X1	0	0	0	A0	X0
		Word					Word
		N + 3					N + 2
SP9	SP8	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0
0	A3'	0	0	X3	0	0	0	0	X2
		Word					Word
		N + 5					N + 4
SP9	SP8	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0
0	0	0	0	X3	0	0	0	0	X2

Figure 30. Rate 3/4 EN = 0 (Big-Endian Mode) Rate = 3/4

		Word					Word
		N					N + 1
SP4	SP3	SP2	SP1	SP0	SP9	SP8	SP7	SP6	SP5
0	0	0	A0	X0	0	0	0	0	X1
		Word					Word
		N + 2					N + 3
SP4	SP3	SP2	SP1	SP0	SP9	SP8	SP7	SP6	SP5
0	0	0	0	X2	0	A3'	0	0	X3
		Word					Word
		N + 4					N + 5
SP4	SP3	SP2	SP1	SP0	SP9	SP8	SP7	SP6	SP5
0	0	0	0	X4	0	0	0	0	X5

5.1.2A Priori Data

A priori data for MAP0 and MAP1 must be organized as described in Figure 31 (the base address must be double-word aligned). For big-endian configuration, see Section 7.

Figure 31. A Priori Data

63:62	61:56	55:50	49:44	43:38	37:32	31:30	29:24	23:18	17:12	11:6	5:0
RSVD	AP4	AP3	AP2	AP1	AP0	RSVD	AP9	AP8	AP7	AP6	AP5

5.2Output Data Format

The TCP2 delivers 32-bit word-packed extrinsic data. Each extrinsic is a (5,2) number; that is, SIIII.FF (where S = sign bit, I = integer, F = fractional bit) and is right-justified with 0 in the most-significant-bit position. Their destination storage base address must be double-word aligned. Moreover, the buffer length must contain an even number of words.

24

TMS320C6457 Turbo-Decoder Coprocessor 2

SPRUGK1–March 2009

Submit Documentation Feedback

Image 24

Texas Instruments TMS320C6457 DSP manual Output Data Format, Priori Data, Rsvd AP4 AP3 AP2 AP1 AP0 AP9 AP8 AP7 AP6 AP5

Contents

Users Guide Submit Documentation Feedback Contents Added Features Programming EDMA3 Resources List of Figures Destination of Endianness Manager Outorder = List of Tables About This Manual Notational ConventionsRelated Documentation From Texas Instruments Trademarks Features TMS320C6457 Turbo-Decoder Coprocessor GPP and IS2000 Turbo-Encoder Block Diagram Introduction GPP and IS2000 Turbo-Decoder Block Diagram Overview Standalone SA Mode TCP2 Mode Input Data Format Systematic and Parity Data Rsvd SP9 SP8 SP7 SP6 SP5 SP4 SP3 SP2 SP1 SP0 SP9 SP8 SP7 SP6 SP5 SP4 SP3 SP0SP4 SP3 SP2 SP1 SP0 SP9 SP8 SP7 SP6 SP5 SP9 SP8 SP7 SP6 SP5 SP4 SP3 SP2 SP1 SP0 EN = 0 Big-Endian Mode Rate = 1/4 Output Decision Data Format Stopping CriteriaInterleaver Indexes Interleaver Data Stopping Test Unit SNR Threshold TerminationCRC Termination Shared-Processing SP Mode Parameter TerminationMaximum Iterations Minimum Iterations Shared-Processing SP Mode Block Diagram Subframe Equations Submit Documentation Feedback TCP2 Shared Processing Block Diagram EN = 1 Little-Endian Mode Rate = 1/3 Output Data Format Priori DataRsvd AP4 AP3 AP2 AP1 AP0 AP9 AP8 AP7 AP6 AP5 Registers TCP2 RegistersTCP2 RAMs Name Registers Peripheral Identification Register PID Peripheral Identification Register PID Field DescriptionsBit Field Description TCP2 Input Configuration Register 0 TCPIC0 Bit Field Value Description TCP2 Input Configuration Register 1 TCPIC1 TCP2 Input Configuration Register 2 TCPIC2SNR Maxit TCP2 Input Configuration Register 3 TCPIC3 TCP2 Input Configuration Register 4 TCPIC4 CrciterpassCrclen TCP2 Input Configuration Register 5 TCPIC5 Tail SymbolsCRC Examples Crcpoly TCP2 Input Configuration Register 6 TCPIC6 TAIL1 10 TCP2 Input Configuration Register 7 TCPIC7 TAIL2 11 TCP2 Input Configuration Register 8 TCPIC8 TAIL3 12 TCP2 Input Configuration Register 9 TCPIC9 TAIL4 13 TCP2 Input Configuration Register 10 TCPIC10 14 TCP2 Input Configuration Register 11 TCPIC11TAIL5 TCP2 Input Configuration Register 11 TCPIC11 15 TCP2 Input Configuration Register 12 TCPIC12 16 TCP2 Input Configuration Register 13 TCPIC13EXTSCALE03 EXTSCALE47 17 TCP2 Input Configuration Register 14 TCPIC14 EXTSCALE811 18 TCP2 Input Configuration Register 15 TCPIC15 Extrinsic Scale RegistersEXTSCALE1215 Iteration Number 19 TCP2 Output Parameter Register 0 TCPOUT0 20 TCP2 Output Parameter Register 1 TCPOUT1TCP2 Output Parameter Register 0 TCPOUT0 Field Descriptions TCP2 Output Parameter Register 1 TCPOUT1 Field Descriptions 21 TCP2 Output Parameter Register 2 TCPOUT2 22 TCP2 Execution Register TcpexeTCP2 Output Parameter Register 2 TCPOUT2 Field Descriptions TCP2 Execution Register Tcpexe Field Descriptions 23 TCP2 Endian Register Tcpend TCP2 Endian Register Tcpend Field DescriptionsEndian Extr Intr Endianextr 24 TCP2 Error Register Tcperr TCP2 Error Register Tcperr Field Descriptions Subframe length 25 TCP2 Status Register Tcpstat TCP2 Status Register Tcpstat Field DescriptionsTcpstate Waiting for RAM extrinsic memory 0 to be read 26 TCP2 Emulation Register Tcpemu TCP2 Emulation Register Tcpemu Field DescriptionsSoft = Soft Free Endianness Data Memory for Systematic Data Memory 6362 6156 5550 4944 4338 3732 3130 2924 2318 1712 116 EN = 0 Big-Endian Mode Rate = 1/4 EN = 0 Big-Endian Mode Rate = 3/4 Hard Decision Data Hard Decisions in DSP Memory Tcpendian Register for Endianness ManagerData HD1 HD0 Tcpendian Programming Register Endianintr =Interleaver Indexes in DSP Memory Data Native Format DSP Memory Format INTER0 INTER1 INTER2 INTER3 INTER3 INTER2 INTER1 INTER0 Extrinsic Data Endianextr =Extrinsic in DSP Memory Endianextr = Data Source Kernel Endianextr = Architecture EXT7 EXT6 EXT5 EXT4 EXT3 EXT2 EXT1 EXT0EXT3 EXT2 EXT1 EXT0 EXT7 EXT6 EXT5 EXT4 MAP Unit Block Diagram Sub-block and Sliding Window Segmentation Subframe Segmentation SP mode only Examples for NUMBLOCK, NUMSUBBLOCK, NUMSW, and Winrel Reliability and Prolog Length Calculation Added Features Code Rates Valid Re-Encode Symbols Used for Comparison ProgrammingInput Sign Log Equation EDMA3 Parameters in Standalone SA Mode EDMA3 Parameters in Shared Processing SP ModeEDMA3 Resources 1 TCP2 Dedicated EDMA3 Resources Programming Standalone SA Mode Input Configuration Parameters TransferEDMA3 Programming Systematics and Parities Transfer Interleaver Indexes Transfer Hard-Decisions Transfer Input Configurations Parameters Programming Output Parameters Transfer Programming Shared-Processing SP Mode Opmod TCPIC0Inter TCPIC0 Outf TCPIC0 Input Configuration Parameters Transfer Priori Transfer Extrinsics Transfer Output Parameters Events GenerationInter TCPIC0 Inter = Outf Debug Mode Pause After Each Map Errors and StatusErrors Error Status ERR Unexpected Signal to Noise Ratio SNR Unexpected Memory Access ACCUnexpected Frame Length F Unexpected Prolog Length P Status 13.2.12 TCP2 Active State Status Activestate 13.2.13 TCP2 Active Iteration Status Activeiter13.2.14 TCP2 SNR Status snrexceed 13.2.15 TCP2 CRC Status Crcpass Products Applications DSPRfid