7 Endianness7.1 Data Memory for Systematic
Endianness
www.ti.com
The TCP2 is halted (or paused) after processing the ongoing frame. Any current frame processing mustcomplete. Sync vents for the new frame will be hold until TCP_EMUSUSP is released. The TCP2 isrestarted from the paused state and begins the next frame operations.
In TCP_STATE = 14, the TCP_EMUSUSP will have no effect. The TCP2 will go to the next state(TCP_STATE=0) and then the emususp will be processed.
In TCP_STATE = 0, the TCP_EMUSUSP will cause the emuack to go active if no EDMA3 transactionsare active.
In TCP_STATE = 1, the TCP_EMUSUSP will cause the emuack to go active if no EDMA3 transactionsare active. The memory_access error bit will not go active if emuack = 1, and the tcp_int will not trigger ifthe memories are accessed while emuack = 1.
The emususp_rt signal is not used in the TCP2. Bit[2](RT_SEL) for the emulation register is not includedand the bit is reserved.
The endianness manager is responsible for managing the endianness of data when DSP is configured inbig endian mode. When the DSP is configured in little-endian mode, the endianness manager has noeffect.
This architecture supports both big- and little-endian operation.
The TCP2 always works in little-endian mode, the input/output data to/from the processing unit is alwaysin little-endian format. Therefore, the role of the endianness manager is to order the data correctly whenthe DSP is configured in big-endian mode.
For the data represented on the configuration (CFG) data bus, byte endianness is not an issue. Theendianness manager has no effect on 32-bit data on the CFG bus.
In all cases except for interleaver indexes and extrinsics, the endianness manager swaps the words withinthe double-word for all TCP2 incoming 64-bit data (Figure 57 and Figure 58 ) and all TCP2 outgoing 64-bitdata (Figure 59 and Figure 60 ).
Figure 57. Data Source - EDMA3 (Big Endian)
63 32 31 0
A B
Figure 58. Data Destination - Kernel (Little Endian)
63 32 31 0
B A
Figure 59. Data Source - Kernel (Little Endian)
63 32 31 0
B A
Figure 60. Data Destination - EDMA3 (Big Endian)
63 32 31 0
A B
TMS320C6457 Turbo-Decoder Coprocessor 250 SPRUGK1 – March 2009Submit Documentation Feedback