Texas Instruments TMS320C6457 DSP Figure 67. EN = 0 (Big-Endian Mode) Rate = 1/4, Figure 68. EN = 1 (Little-Endian Mode) Rate = 1/5, Figure 69. EN = 0 (Big-Endian Mode) Rate = 1/5, Figure 70. EN = 1 (Little-Endian Mode) Rate = 3/4

Endianness www.ti.com
Figure 67. EN = 0 (Big-Endian Mode) Rate = 1/4
Word WordN N + 1
SP4 SP3 SP2 SP1 SP0 SP9 SP8 SP7 SP6 SP5B0' 0 B0 A0 X0 B1' A1' 0 A1 X1
Word WordN + 2 N + 3
SP4 SP3 SP2 SP1 SP0 SP9 SP8 SP7 SP6 SP5B2' 0 B2 A2 X2 B3' A3' 0 A3 X3
Figure 68. EN = 1 (Little-Endian Mode) Rate = 1/5
Word WordN + 1 N
SP9 SP8 SP7 SP6 SP5 SP4 SP3 SP2 SP1 SP0B1' A1' B1 A1 X1 B0' A0' B0 A0 X0
Word WordN + 3 N + 2
SP9 SP8 SP7 SP6 SP5 SP4 SP3 SP2 SP1 SP0B3' A3' B3' A3 X3 B2' A2' B2 A2 X2
Figure 69. EN = 0 (Big-Endian Mode) Rate = 1/5
Word WordN N + 1
SP4 SP3 SP2 SP1 SP0 SP9 SP8 SP7 SP6 SP5B0' A0' B0 A0 X0 B1' A1' B1 A1 X1
Word WordN + 2 N + 3
SP4 SP3 SP2 SP1 SP0 SP9 SP8 SP7 SP6 SP5B2' A2 B2 A2 X2 B3' A3' B3 A3 X3
Figure 70. EN = 1 (Little-Endian Mode) Rate = 3/4
Word WordN + 1 N
SP9 SP8 SP7 SP6 SP5 SP4 SP3 SP2 SP1 SP00 0 0 0 X1 0 0 0 A0 X0
Word WordN + 3 N + 2
SP9 SP8 SP7 SP6 SP5 SP4 SP3 SP2 SP1 SP00 A3' 0 0 X3 0 0 0 0 X2
Word WordN + 5 N + 4
SP9 SP8 SP7 SP6 SP5 SP4 SP3 SP2 SP1 SP00 0 0 0 X3 0 0 0 0 X2
TMS320C6457 Turbo-Decoder Coprocessor 252 SPRUGK1 – March 2009Submit Documentation Feedback