www.ti.com
Ethernet Media Access Controller (EMAC) Registers
5.22 Receive Unicast Clear Register (RXUNICASTCLEAR)
The receive unicast clear register (RXUNICASTCLEAR) is shown in Figure 48 and described in Table 47.
|
| Figure 48. Receive Unicast Clear Register (RXUNICASTCLEAR) |
| ||||
31 |
|
|
|
|
|
| 16 |
|
|
| Reserved |
|
|
| |
|
|
|
|
|
|
| |
15 |
|
|
|
|
|
| 8 |
|
|
| Reserved |
|
|
| |
|
|
|
|
|
|
| |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RXCH7EN | RXCH6EN | RXCH5EN | RXCH4EN | RXCH3EN | RXCH2EN | RXCH1EN | RXCH0EN |
LEGEND: R = Read only; R/W = Read/Write; WC = Write 1 to clear, write of 0 has no effect;
Table 47. Receive Unicast Clear Register (RXUNICASTCLEAR) Field Descriptions
Bit | Field | Value | Description |
Reserved | 0 | Reserved | |
7 | RXCH7EN | Receive channel 7 unicast enable clear bit. Write 1 to clear the enable, a write of 0 has no effect. | |
6 | RXCH6EN | Receive channel 6 unicast enable clear bit. Write 1 to clear the enable, a write of 0 has no effect. | |
5 | RXCH5EN | Receive channel 5 unicast enable clear bit. Write 1 to clear the enable, a write of 0 has no effect. | |
4 | RXCH4EN | Receive channel 4 unicast enable clear bit. Write 1 to clear the enable, a write of 0 has no effect. | |
3 | RXCH3EN | Receive channel 3 unicast enable clear bit. Write 1 to clear the enable, a write of 0 has no effect. | |
2 | RXCH2EN | Receive channel 2 unicast enable clear bit. Write 1 to clear the enable, a write of 0 has no effect. | |
1 | RXCH1EN | Receive channel 1 unicast enable clear bit. Write 1 to clear the enable, a write of 0 has no effect. | |
0 | RXCH0EN | Receive channel 0 unicast enable clear bit. Write 1 to clear the enable, a write of 0 has no effect. |
90 Ethernet Media Access Controller (EMAC)/SPRU941A
Management Data Input/Output (MDIO) | Submit Documentation Feedback |
|