![](/images/new-backgrounds/1169447/169447119x1.webp)
www.ti.com
MDIO Registers
4.7MDIO User Command Complete Interrupt (Unmasked) Register (USERINTRAW)
The MDIO user command complete interrupt (unmasked) register (USERINTRAW) is shown in Figure 19 and described in Table 17.
Figure 19. MDIO User Command Complete Interrupt (Unmasked) Register (USERINTRAW)
31 |
|
| 16 |
Reserved |
|
|
|
|
|
| |
15 | 2 | 1 | 0 |
Reserved |
| USERINTRAW | |
|
LEGEND: R = Read only; R/W = Read/Write; WC = Write 1 to clear;
Table 17. MDIO User Command Complete Interrupt (Unmasked) Register (USERINTRAW)
Field Descriptions
Bit | Field | Value | Description |
Reserved | 0 | Reserved | |
USERINTRAW |
| MDIO User command complete event bits. When asserted, a bit indicates that the previously | |
|
|
| scheduled PHY read or write command using that particular USERACCESS register has |
|
|
| completed. USERINTRAW[0] and USERINTRAW[1] correspond to USERACCESS0 and |
|
|
| USERACCESS1, respectively. Writing a 1 will clear the event and writing a 0 has no effect. |
|
| 0 | No MDIO user command complete event. |
|
| 1 | The previously scheduled PHY read or write command using MDIO user access register n |
|
|
| (USERACCESSn) has completed. |
60 Ethernet Media Access Controller (EMAC)/SPRU941A
Management Data Input/Output (MDIO) | Submit Documentation Feedback |
|