Manuals
/
Xilinx
/
Computer Equipment
/
Computer Hardware
Xilinx
manual
SP605 Hardware User Guide, UG526 v1.1.1 February 1, 2010 optional
Models:
SP605
1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
67
Download
67 pages
13.67 Kb
1
2
3
4
5
6
7
8
9
Block Diagram
Function/Type Default
Configuration
SMA Connectors Differential
Power On/Off Slide Switch SW2
Features
User Pushbutton Switches
Page 1
Image 1
SP605 Hardware User Guide
[Guide Subtitle] [optional]
UG526 (v1.1.1) February 1, 2010 [optional]
Page 1
Page 2
Page 1
Image 1
Page 1
Page 2
Contents
UG526 v1.1.1 February 1, 2010 optional
SP605 Hardware User Guide
Date Version Revision
Revision History
Table of Contents
SP605 Hardware User Guide
About This Guide
Preface About This Guide
Additional Support Resources
Additional Information
SP605 Evaluation Board
SP605 Evaluation Board
Features
Overview
Block Diagram
Feature
SP605 Features
Detailed Description SP605 Features Cont’d
SP605 Evaluation Board SP605 Features Cont’d
Configuration
Spartan-6 XC6SLX45T-3FGG484 Fpga
Voltage Rails
MB DDR3 Component Memory
Detailed Description
2I/O Voltage Rail of Fpga Banks
5DDR3 Component Memory Connections
Schematic Net Name Memory U42 Pin Pin Number Pin Name
U1 Fpga
3J17 SPI Flash Programming Header
SPI x4 Flash
Detailed Description 6SPI x4 Memory Connections
Schematic Net Name
Pin Number Pin Name
Linear BPI Flash
FLASHA16
Fpga Design Considerations for the Configuration Flash
System ACE CF and CompactFlash Connector
U17 XCCACETQ144I
8System ACE CF Connections U1 Fpga Pin Schematic Net Name1
USB Jtag
Oscillator Differential
Clock Generation
8SP605 X2 Oscillator Socket Pin 1 Location Identifiers
Oscillator Socket Single-Ended, 2.5V or
Multi-Gigabit Transceivers GTP MGTs
SMA Connectors Differential
MGT Refclk
Smarefclkn
P4 PCIe Edge Connector
11PCIe Edge Connector Connections U1 Fpga Pin
PCI Express Endpoint Connectivity
References
Sfpclkqop
SFP Module Connector
11 /100/1000 Tri-Speed Ethernet PHY
14PHY Configuration Pins
Bit2 Bit1 Bit0
15Ethernet PHY Connections U1 Fpga Pin
PHYRXD7
17 USB-to-UART Connections
USB-to-UART Bridge
DVI Codec
11IIC Bus Topology
IIC Bus
Iicsclsfp
Kb NV Memory
Iicsdamain SDA
Status LEDs
Signal Name Color Label Description
13Ethernet PHY Status LEDs
Ethernet PHY Status LEDs
22 Fpga Init and Done LED Connections
Fpga Init and Done LEDs
User LEDs
User I/O
23User LED Connections U1 Fpga Pin
Controlled LED
SW6
User Pushbutton Switches
User DIP Switch
U1 Fpga Pin
User SIP Header
Usersmagpion Usersmagpiop
User SMA Gpio
Power On/Off Slide Switch SW2
Switches
Fpgaprogb Pushbutton SW3 Active-Low
Sysaceresetb Pushbutton SW9 Active-Low
23System ACE CF CompactFlash Image Select DIP Switch S1
24FPGA Mode DIP Switch SW1
Mode DIP Switch SW1 Active-High
Vita 57.1 FMC LPC Connector
LPC Pin
28VITA 57.1 FMC LPC Connections
AC Adapter and 12V Input Power Jack/Switch
Power Management
Power Management
Onboard Power Regulation
UCD9240PFC
30SP605 Fpga Configuration Modes M10 Bus Width
Configuration Options
Configuration Solution User Guide Section
SP605 Evaluation Board
Function/Type Default
Table A-1Default Switch Settings
FMC Jtag
Vita 57.1 FMC LPC Connector Pinout
Appendix B Vita 57.1 FMC LPC Connector Pinout
SP605 Master UCF
NET Fmcpwrgoodflashrstb
Appendix C SP605 Master UCF
NET Fpgacmpcsb
NET MEM1LDQSN LOC
NET Sysclkn
Appendix C SP605 Master UCF
References
Top
Page
Image
Contents