Intel IXP46X, IXP45X manual Tables, Control Group Topology Transmission Line Characteristics

Page 6

Intel® IXP45X and Intel® IXP46X Product Line of Network Processors—Contents

44	DDR RAS Simulation Results: Two-Bank x16 Devices	99
45	DDR Command (MA3) Topology: Two-Bank x16 Devices	101
46	DDR Address Simulation Results: Two-Bank x16 Devices	102
47	DDR Command (RAS) Topology: Two-Bank x16 Devices	103
48	DDR RAS Simulation Results: Two-Bank x16 Devices	104
49	DDR RCVENIN/RCVENOUT Topology	105
50	DDR RCVENIN/RCVENOUT Simulation Results (Rseries = 0 W)	106
51	DDR RCVENIN/RCVENOUT Simulation Results (Rseries = 60 W)	107
Tables
1	List of Acronyms and Abbreviations	11
2	Signal Type Definitions	17
3	Soft Fusible Features	18
4	DDR SDRAM Interface Pin Description	18
5	Expansion Bus Signal Recommendations	21
6	Boot/Reset Strapping Configuration	22
7	UART Signal Recommendations	29
8	MII NPE A Signal Recommendations	31
9	MII NPE B Signal Recommendations	31
10	MII NPE C Signal Recommendations	32
11	MAC Management Signal Recommendations NPE A,B,C	33
12	SMII Signal Recommendations: NPE A, B, C	34
13	GPIO Signal Recommendations	36
14	I2C Signal Recommendations	37
15	USB Host/Device Signal Recommendations	39
16	UTOPIA Signal Recommendations	42
17	High-Speed, Serial Interface 0	44
18	High-Speed, Serial Interface 1	45
19	Synchronous Serial Peripheral Port Interface	47
20	PCI Controller	48
21	PCI Host/Option Interface Pin Description	51
22	Synchronous Serial Peripheral Port Interface	54
23	Clock Signals	54
24	Power Interface	55
25	PCI Address/Data Routing Guidelines	72
26	PCI Clock Routing Guidelines	73
27	DDR Signal Groups	75
28	Supported Memory Configurations	78
29	DDR Command and Control Setup and Hold Values	81
30	DDR Data to DQS Read Timing Parameters	82
31	DDR Data to DQS Write Timing Parameters	83
32	DDR-Clock-to-DQS-Write Timing Parameters	84
33	Timing Relationships	87
34	Clock Signal Group Routing Guidelines	89
35	Data, Command, and Control Group Routing Guidelines	89
36	Clock Group Topology Transmission Line Characteristics	90
37	Data Group Topology Transmission Line Characteristics	93
38	Control Group Topology Transmission Line Characteristics	98
39	Command Group Topology Transmission Line Characteristics	100
40	Control Group Topology Transmission Line Characteristics	105

Intel® IXP45X and Intel® IXP46X Product Line of Network Processors
HDD	February 2007
6	Document Number: 305261, Revision: 004

Image 6

Contents Hardware Design Guidelines FebruaryHDD Contents 12.1 Figures Control Group Topology Transmission Line Characteristics TablesRevision History Date Revision DescriptionHDD Content Overview Chapter Name DescriptionRelated Documentation Title Document #Overview List of Acronyms and AbbreviationsTerm Explanation Smii Intel IXP465 Component Block Diagram Typical Applications DslamSystem Architecture Description System Memory MapIntel IXP465 Example System Block Diagram Soft Fusible Features Signal Type DefinitionsSymbol Description DDR-266 Sdram Interface Signal InterfaceSoft Fusible Features DDR Sdram Interface Pin Description Sheet 1Ddrircveninn DDR Sdram Interface Pin Description Sheet 2Ddriwen DdrircompExpansion Bus DDR Sdram Memory InterfaceDDR Sdram Initialization Reset Configuration Straps Expansion Bus Signal RecommendationsInput Pull Name Recommendations Output Down Boot/Reset Strapping Configuration Sheet 1 Name Function DescriptionBoot/Reset Strapping Configuration Sheet 2 3 8-Bit Device Interface4 16-Bit Device Interface 5 32-Bit Device Interface Bit Device 16/32-Bit Device Interface Byte Enable Flash Interface Flash Interface ExampleUart Interface Sram InterfaceDesign Notes Uart Signal Recommendations Name Input Pull Recommendations Output DownMII/SMII Interface Uart Interface ExampleSignal Interface MII MII NPE a Signal RecommendationsMII NPE B Signal Recommendations Sheet 1 MII NPE B Signal Recommendations Sheet 2 MII NPE C Signal RecommendationsMAC Management Signal Recommendations NPE A,B,C Device Connection, MIINPE A,B,C Signal Interface, Smii Smii Signal Recommendations NPE A, B, CGpio Interface Device Connection, SmiiGpio Signal Recommendations I2C Signal Recommendations I2C InterfaceDevice Connection USB Interface I2C Eeprom Interface ExampleUSB Host/Device Signal Recommendations Host Device Utopia Level 2 Interface USB Device Interface ExampleUtopia Signal Recommendations HSS Interface Utopia Interface ExampleHSSTXCLK0 High-Speed, Serial InterfaceHSSTXDATA0 HSSRXDATA0HSSRXDATA1 HSSTXDATA1HSSTXCLK1 HSSRXCLK1SSP Interface HSS Interface ExampleSynchronous Serial Peripheral Port Interface PCI Interface PCI Controller Sheet 1Input Pull Name Outpu Recommendations Down PCI Interface Block Diagram PCI Controller Sheet 2Supporting 5 V PCI Interface PCI InterfacePCI Option Interface PCI Host/Option Interface Pin Description Sheet 1PCI Host/Option Interface Pin Description Sheet 2 Jtag Interface PCI Host/Option Interface Pin Description Sheet 3Input System Clock Clock SignalsClock Signals Clock OscillatorPower Power Interface Sheet 1Name Nominal Description Voltage De-Coupling Capacitance Recommendations Power SequenceReset Timing VCC De-CouplingHDD HDD General Recommendations Component PlacementPCB Overview Component SelectionComponent Placement on a PCB Stack-Up SelectionControlled-impedance traces Low-impedance power distribution Layer Stackup General Layout and Routing Guide General Layout GuidelinesSignal Changing Reference Planes General Component SpacingGood Design Practice for VIA Hole Placement Clock Signal Considerations Pad-to-Pad Clearance of Passive Components to a PGA or BGASmii Signal Considerations MII Signal ConsiderationsUSB Considerations Cross-Talk EMI-Design ConsiderationsPower and Ground Plane Trace ImpedanceHDD @33 MHz Electrical InterfaceTopology @66 MHzClock Distribution PCI Address/Data Routing GuidelinesParameter Routing Guidelines Trace Length Limits PCI Clock Routing GuidelinesSignal Loading Routing GuidelinesIntroduction DDR Signal GroupsGroup Signal Name Description No of Single Ended Signals DDRIDQS40DDR Sdram HDD Supported Memory Configurations Clock Banks Memory SizeVTT Selecting VTT Power Supply VTT Terminating CircuitryDDR Command and Control Setup and Hold Values Symbol Parameter Min Max UnitsDdrmclk DDR Data to DQS Read Timing Parameters DDR-Data-to-DQS-Write Timing Parameters DDR Data to DQS Write Timing ParametersPrinted Circuit Board Layer Stackup Printed Circuit Board Controlled Impedance Printed Circuit Board Layer StackupPrinted Circuit Board Controlled Impedance Signal Group Absolute Minimum Absolute Maximum Length Timing RelationshipsTiming Relationships Resistive Compensation Register Rcomp Clock GroupParameter Definition Clock Signal Group Routing GuidelinesData, Command, and Control Group Routing Guidelines DDRIBA10, DDRIRASN, DDRICASN, DdriwenClock Group Clock Group Topology Transmission Line CharacteristicsSimulation Results Transmission Line LengthDDR Clock Topology Two-Bank x16 Devices Data Group DDR Clock Simulation Results Two-Bank x16 DevicesData Group Topology Transmission Line Characteristics DDR Data Topology Two-Bank x16 Devices DDR Data Write Simulation Results Two-Bank x16 Devices HDD HDD Control Group Topology Transmission Line Characteristics Control GroupDDR RAS Simulation Results Two-Bank x16 Devices Command Group Command Group Topology Transmission Line CharacteristicsDDR Command MA3 Topology Two-Bank x16 Devices DDR Address Simulation Results Two-Bank x16 Devices DDR Command RAS Topology Two-Bank x16 Devices 104 Rcvenin and Rcvenout DDR RCVENIN/RCVENOUT TopologyDDR RCVENIN/RCVENOUT Simulation Results Rseries = 0 Ω DDR RCVENIN/RCVENOUT Simulation Results Rseries = 60 Ω 108