Manuals / Intel / Computer Equipment / Computer Hardware

Intel 31154 Features List, PCI Local Bus Specification, Revision 2.3 compliant, Introduction

Models: 31154

1 72

Download 72 pages 37.2 Kb

Page 10

Introduction

The 31154 has additional hardware support for CompactPCI* Hot Swap and Redundant System Slot via queue flush, arbiter lock, and clock output tristating.

The 31154 supports any combination of 32-bit and 64-bit data transfers on its primary and secondary bus interfaces. The 31154 is 33/66 MHz capable in conventional PCI mode, and can run at 66 MHz, 100 MHz, or 133 MHz when operating in PCI-X mode, depending upon its surrounding environment.

2.2Features List

Table 3.

Features List

•PCI bus interfaces (2):

—PCI Local Bus Specification, Revision 2.3 compliant

—PCI-to-PCI Bridge Architecture Specification, Revision 1.2 compliant

—PCI Bus Power Management Interface Specification, Revision 1.1 compliant

—PCI-X Addendum to the PCI Local Bus Specification, Revision 1.0b compliant

—External SROM support

—Vital Products Data (VPD) support

—64-bit initiator/target capable

—64-bit addressing

•Hardware support for dual-host cPCI configurations

•Compact PCI Hot Swap Specification, Revision 2.1 R2.0 support

•Secondary clock generation with 10 clock outputs

•Secondary bus arbitration:

—Internal arbiter supports nine agents in addition to the 31154.

—Internal arbiter can be disabled.

—Optimized for PCI-X mode

—Bus parking on bridge or last master

•Improved buffer architecture:

—8 KBytes data buffers in each direction

—Improved level of concurrency:

Up to nine outstanding transactions on each bus simultaneously

•Scalability and flexibility:

—Conventional PCI 32/64-bit 33/66 MHz, 3.3 V

—5 V tolerant inputs

—PCI-X 32/64-bit 66/100/133 MHz, 3.3 V

•JTAG interface

•GPIO interface:

—Allows simple software-controlled signaling protocols

10	Intel® 31154 133 MHz PCI Bridge Design Guide Design Guide

Image 10

Intel 31154 manual Features List, PCI Local Bus Specification, Revision 2.3 compliant, Introduction

Contents

Intel 31154 133 MHz PCI Bridge Design Guide Design GuideApril Intel 31154 133 MHz PCI Bridge Design Guide Contents ContentsIntel 31154 133 MHz PCI Bridge Design Guide Contents FiguresTables Intel 31154 133 MHz PCI Bridge Design GuideContents Intel 31154 133 MHz PCI Bridge Design GuideIntel 31154 133 MHz PCI Bridge Design Guide Revision HistoryContents DateAbout This Document About This Document1.1 Terminology and Definitions Terminology and Definition Sheet 1 ofIntel 31154 133 MHz PCI Bridge Design Guide Design Guide Table 1. Terminology and Definition Sheet 2 ofAbout This Document Term2.1 Product Overview PCI-to-PCI Bridge ConfigurationsIntroduction2 IntroductionPCI Local Bus Specification, Revision 2.3 compliant 2.2 Features ListFeatures List PCI-to-PCI Bridge Architecture Specification, Revision 1.2 compliantPCI-to-PCI Bridge Architecture Specification, Revision 2.3 Related External SpecificationsPCI Local Bus Specification, Revision PCI Bus Power Management Interface Specification, RevisionIntroduction THIS PAGE INTENTIONALLY LEFT BLANKIntel 31154 133 MHz PCI Bridge Design Guide Design Guide Package Information Package InformationIntel 31154 133 MHz PCI Bridge Design Guide Design Guide Intel 31154 133 MHz PCI Bridge Design Guide Design Guide Figure 2. Intel 31154 133 MHz PCI Bridge PackagePackage Information BOTTOM VIEWIntel 31154 133 MHz PCI Bridge Design Guide Design Guide Figure 3. Intel 31154 133 MHz PCI Bridge Ball Map-Top View, Left SidePackage Information AC VSS13 14 15 16 17 18 19 20 Package InformationIntel 31154 133 MHz PCI Bridge Design Guide Design Guide VCCASignals 3.1 Total Signal CountTotal Signal Count Package InformationTHIS PAGE INTENTIONALLY LEFT BLANK Package InformationIntel 31154 133 MHz PCI Bridge Design Guide Design Guide Pull-Up/Pull-Down Terminations Sheet 1 of Terminations4Terminations Intel 31154 133 MHz PCI Bridge Design Guide Design GuideSecondary PCI Signals Pull-Up/Pull-Down Terminations Sheet 2 ofSignal TerminationsTerminations Pull-Up/Pull-Down Terminations Sheet 3 ofSignal Intel 31154 133 MHz PCI Bridge Design Guide Design GuideTerminations Pull-Up/Pull-Down Terminations Sheet 4 ofSignal Intel 31154 133 MHz PCI Bridge Design Guide Design Guideresistor default Pull-Up/Pull-Down Terminations Sheet 5 ofSignal TerminationsTerminations Pull-Up/Pull-Down Terminations Sheet 6 ofSignal Intel 31154 133 MHz PCI Bridge Design Guide Design Guide“Power Sequencing” on page Pull-Up/Pull-Down Terminations Sheet 7 ofSignal “Power Sequencing” on pageTerminations Pull-Up/Pull-Down Terminations Sheet 8 ofSignal Intel 31154 133 MHz PCI Bridge Design Guide Design GuideTerminations Pull-Up/Pull-Down Terminations Sheet 9 ofSignal Intel 31154 133 MHz PCI Bridge Design Guide Design GuideTHIS PAGE INTENTIONALLY LEFT BLANK TerminationsIntel 31154 133 MHz PCI Bridge Design Guide Design Guide 5.2 Interrupt Routing PCI/PCI-X Interface5.1 PCI/PCI-X Voltage Levels PCI/PCI-X Interface5.3.2 Secondary IDSEL Lines 5.3 IDSEL Lines5.3.1 Primary IDSEL Line IDSEL Mapping5.4 CompactPCI* Hot Swap Mode Select 5.5 Opaque Memory Region Enable5.3.3 Secondary IDSEL Masking 5.3.4 Secondary Clock Control5.6.2 Secondary PCI Clocking Mode 5.6 PCI-X Initialization Clocking Modes5.6.1 Primary PCI Clocking Mode PCI/PCI-X InterfacePCI/PCI-X Interface PCI-X Clocking ModesSecondary Bus Frequency Initialization Intel 31154 133 MHz PCI Bridge Design Guide Design GuidePCI/PCI-X Interface 5.6.3 Primary-to-Secondary Frequency LimitsPCI-X Initialization Pattern Intel 31154 133 MHz PCI Bridge Design Guide Design GuideRouting Guidelines Routing GuidelinesIntel 31154 133 MHz PCI Bridge Design Guide Design Guide Routing Guidelines 6.1 CrosstalkFigure 6. Crosstalk Effects on Trace Distance and Height Intel 31154 133 MHz PCI Bridge Design Guide Design GuideRouting Guidelines Figure 7. PCB Ground Layout Around Connectors6.2 EMI Considerations Intel 31154 133 MHz PCI Bridge Design Guide Design GuideTable 11. Intel 31154 133 MHz PCI Bridge Decoupling Recommendations 6.3 Power Distribution and Decoupling6.3.1 Decoupling Recommendations Routing GuidelinesRouting Guidelines 6.4 Trace ImpedanceIntel 31154 133 MHz PCI Bridge Design Guide Design Guide THIS PAGE INTENTIONALLY LEFT BLANK Routing GuidelinesIntel 31154 133 MHz PCI Bridge Design Guide Design Guide Add-in Card Routing Parameters PCI-X Layout GuidelinesPCI-X Layout Guidelines Intel 31154 133 MHz PCI Bridge Design Guide Design GuidePCI-X Layout Guidelines 7.1 PCI Clock Layout GuidelinesIntel 31154 133 MHz PCI Bridge Design Guide Design Guide ####%,%!#%# ####Intel Notes -3%%%PCI-X Layout Guidelines 7.2 PCI-X Topology Layout GuidelinesPCI-X Slot Guidelines Intel 31154 133 MHz PCI Bridge Design Guide Design GuideFigure 9. Single-Slot Point-to-Point Topology Wiring Lengths for 133 MHz Slot7.2.1 Single Slot at 133 MHz PCI-X Layout GuidelinesIntel 31154 133 MHz PCI Bridge Design Guide Design Guide Wiring Lengths for Embedded 133 MHz DesignPCI-X Layout Guidelines B3058-017.2.2 Dual-Slot at 100 MHz Figure 11. Dual-Slot ConfigurationWiring Lengths for 100 MHz Dual-Slot PCI-X Layout GuidelinesIntel 31154 133 MHz PCI Bridge Design Guide Design Guide Wiring Lengths for Embedded 100 MHz DesignPCI-X Layout Guidelines Lower AD BusFigure 13. Quad-Slots 66 MHz Topology Table 18. Wiring Lengths for 66 MHz Quad-Slot Sheet 1 of7.2.3 Quad-Slots at 66 MHz PCI-X Layout GuidelinesIntel 31154 133 MHz PCI Bridge Design Guide Design Guide Table 18. Wiring Lengths for 66 MHz Quad-Slot Sheet 2 ofPCI-X Layout Guidelines Lower AD Bus7.2.3.1 Embedded Intel 31154 133 MHz PCI Bridge Application at 66 MHz Figure 14. Embedded Intel 31154 133 MHz PCI Bridge Wiring for 66 MHzWiring Lengths for Embedded 66 MHz Design PCI-X Layout Guidelines7.2.4.2 PICMG 1.2 System Overview 7.2.4.1 Embedded PCI-X Specification PICMG 1.2 Overview7.2.4 PCI-X at 33 MHz PCI-X Layout GuidelinesPCI-X Layout Guidelines Figure 15. An Example of an ePCI-X SystemIntel 31154 133 MHz PCI Bridge Design Guide Design Guide PCI-X Layout Guidelines Table 20. Wiring Lengths for PICMG 1.2 BackplaneFigure 16. PCI-X Data Bus PICMG 1.2 Style Backplane Intel 31154 133 MHz PCI Bridge Design Guide Design GuideSlot1 Table 21. PCI-X Clock Wiring Lengths for PICMG BackplaneFigure 17. PCI-X Clock PICMG 1.2 Style Backplane SlotNTHIS PAGE INTENTIONALLY LEFT BLANK PCI-X Layout GuidelinesIntel 31154 133 MHz PCI Bridge Design Guide Design Guide Power Considerations Power Considerations8.1 Analog Power Pins Intel 31154 133 MHz PCI Bridge Design Guide Design GuidePower Considerations 8.2 Power SequencingIntel 133 MHz PCI Bridge Intel 31154 133 MHz PCI Bridge Design Guide Design GuideIntel Figure 21. Intel IQ31154 Customer Reference Board Block DiagramCustomer Reference Board 133 MHz PCI BridgeCustomer Reference Board Customer Reference Board StackupIntel 31154 133 MHz PCI Bridge Design Guide Design Guide Debug Connectors and Logic Analyzer Connectivity Debug Connectors and Logic Analyzer Connectivity1010.1 Probing PCI-X Signals Intel 31154 133 MHz PCI Bridge Design Guide Design GuideDebug Connectors and Logic Analyzer Connectivity Logic Analyzer PodIntel 31154 133 MHz PCI Bridge Design Guide Design Guide Logic Analyzer Pod Debug Connectors and Logic Analyzer ConnectivityIntel 31154 133 MHz PCI Bridge Design Guide Design Guide Intel 31154 133 MHz PCI Bridge Design Guide Design Guide Debug Connectors and Logic Analyzer ConnectivityLogic Analyzer Pod AD15Logic Analyzer Pod Debug Connectors and Logic Analyzer ConnectivityIntel 31154 133 MHz PCI Bridge Design Guide Design Guide Logic Analyzer Pod Debug Connectors and Logic Analyzer ConnectivityPCI-X Signal Name Intel 31154 133 MHz PCI Bridge Design Guide Design GuideLogic Analyzer Pod Debug Connectors and Logic Analyzer ConnectivityThe recommended placement of the Mictor connectors is at either end of the bus segment. The Mictors are placed at the end of a stub that must be as short as possible, and are then daisy-chained off either end of the bus. When there is not enough room to place the Mictors at least 0.5 from the target, an alternate method can be used. This alternate method is to place the logic analyzer termination circuitry on the target and then extend the etch from the end of the termination circuitry over to the Mictor connectors. The connection from the Mictors to the logic analyzer must then be made with the E5351A. The E5346A contains the logic analyzer termination circuitry, and the E5351A does not Intel 31154 133 MHz PCI Bridge Design Guide Design GuideTHIS PAGE INTENTIONALLY LEFT BLANK Debug Connectors and Logic Analyzer ConnectivityIntel 31154 133 MHz PCI Bridge Design Guide Design Guide Table 29. Operational Power Thermal SolutionsThermal Solutions Maximum PowerTHIS PAGE INTENTIONALLY LEFT BLANK Thermal SolutionsIntel 31154 133 MHz PCI Bridge Design Guide Design Guide References References1212.1 Related Documents Table 30. Design Reference MaterialTHIS PAGE INTENTIONALLY LEFT BLANK ReferencesIntel 31154 133 MHz PCI Bridge Design Guide Design Guide