Manuals / Intel / Computer Equipment / Switch

Intel D15343-003 manual PAM Registers and Associated System Memory Segments

Models: D15343-003

1 166

Download 166 pages 1.01 Kb

Page 63

Register Description

Table 21.	PAM Registers and Associated System Memory Segments

	PAM Reg		Attribute Bits				System Memory Segment			Comments	Offset

	PAM0[3:0]					Reserved					59h

	PAM0[7:4]	R		R	WE	RE		0F0000h–0FFFFFh		BIOS Area	59h

	PAM1[3:0]	R		R	WE	RE		0C0000h–0C3FFFh		ISA Add-on BIOS	5Ah

	PAM1[7:4]	R		R	WE	RE		0C4000h–0C7FFFh		ISA Add-on BIOS	5Ah

	PAM2[3:0]	R		R	WE	RE		0C8000h–0CBFFFh		ISA Add-on BIOS	5Bh

	PAM2[7:4]	R		R	WE	RE		0CC000h–0CFFFFh		ISA Add-on BIOS	5Bh

	PAM3[3:0]	R		R	WE	RE		0D0000h–0D3FFFh		ISA Add-on BIOS	5Ch

	PAM3[7:4]	R		R	WE	RE		0D4000h–0D7FFFh		ISA Add-on BIOS	5Ch

	PAM4[3:0]	R		R	WE	RE		0D8000h–0DBFFFh		ISA Add-on BIOS	5Dh

	PAM4[7:4]	R		R	WE	RE		0DC000h–0DFFFFh		ISA Add-on BIOS	5Dh

	PAM5[3:0]	R		R	WE	RE		0E0000h–0E3FFFh		BIOS Extension	5Eh

	PAM5[7:4]	R		R	WE	RE		0E4000h–0E7FFFh		BIOS Extension	5Eh

	PAM6[3:0]	R		R	WE	RE		0E8000h–0EBFFFh		BIOS Extension	5Fh

	PAM6[7:4]	R		R	WE	RE		0EC000h–0EFFFFh		BIOS Extension	5Fh

For details on overall system address mapping scheme see the Address Decoding section of this document.

DOS Application Area (00000h-9FFFh)

The DOS area is 640 kB in size and it is further divided into two parts. The 512-kB area at 0 to 7FFFFh is always mapped to the main system memory controlled by the GMCH, while the 128-kB address range from 080000 to 09FFFFh can be mapped to PCI0 or to main DDR SDRAM. By default this range is mapped to main system memory and can be declared as a main system memory hole (accesses forwarded to PCI0) via GMCH's FDHC Configuration register.

Video Buffer Area (A0000h-BFFFFh)

Attribute Bits do not control this 128-kB area. The Host-initiated cycles in this region are always forwarded to either PCI0 or PCI2 unless this range is accessed in SMM mode. Routing of accesses is controlled by the Legacy VGA Control Mechanism of the "Virtual" PCI-PCI Bridge Device embedded within the GMCH.

This area can be programmed as SMM area via the SMRAM register. When the GMCH is strapped in other mode, or when used as an SMM space, this range can not be accessed from the Hub interface.

Expansion Area (C0000h-DFFFFh)

This 128-kB area is divided into eight 16-kB segments that can be assigned with different attributes via PAM Control register as defined in Figure 4 and Table 21.

D15343-003

63

Image 63

Intel D15343-003 manual PAM Registers and Associated System Memory Segments, DOS Application Area 00000h-9FFFh

Contents

Intel 82854 Graphics Memory Controller Hub Gmch DatasheetD15343-003 Contents Intel 82854 Graphics Memory Controller Hub Gmch 10.9 127 Figures 152 Date Revision Description Revision HistoryIntel 82854 Graphics Memory Controller Hub Gmch Overview Processor/Host Bus SupportMemory System System Interrupts Video Stream DecoderVideo Overlay Display Internal Graphics FeaturesIntel 82854 Graphics Memory Controller Hub Gmch Graphic Power Management Power ManagementHub Interface to ICH4-M Package Intel 854 Chipset system block diagram Native Graphic modeTerminology Terms and DescriptionsTerm Description ICH4-M Reference Documents Reference DocumentsDocument Location Intel 82854 Graphics Memory Controller Hub Gmch Intel 82854 Gmch System ArchitectureTechnology Width Processor Host InterfaceGmch System Memory Interface DDR Sdram Memory CapacityGmch Integrated DVO Ports Graphics FeaturesDisplay Features Gmch Analog Display PortAddress Decode Policies Hub InterfaceBytes MB/s Gmch ClockingIntel 82854 Gmch Interface Clocks RatioSystem Interrupts Buffer Description Notation DescriptionHost Interface Signal Descriptions Host Interface SignalsHLOCK# DRDY#HIT# HITM#RS20# Response type RS20#SCAS# DDR Sdram InterfaceDDR Sdram Interface Descriptions SRAS#Hub Interface Signals Hub Interface SignalsClocks Drefclk Display Power Management Signaling This signal is used onlyDpms DAC ClockingInternal Graphics Display Signals Digital Video Output B Dvob Port Signal DescriptionsDigital Video Output B Dvob Port Digital Video Output C Dvoc Port Digital Video Output C Dvoc Port Signal DescriptionsDvob and Dvoc Port Common Signal Descriptions Analog CRT Display Signal DescriptionsAnalog CRT Display Gpio Signal Descriptions General Purpose Input/Output SignalsVoltage References, PLL Power Voltage References, PLL PowerVcchl HlrcompPswing HlvrefConceptual Overview of the Platform Configuration Structure Device Number AssignmentGmch Function Bus #0, Device# Nomenclature for Access Attributes Nomenclature for Access AttributesStandard PCI Bus Configuration Mechanism Routing Configuration AccessesPCI Bus #0 Configuration Mechanism Reserved Bits Primary PCI and Downstream Configuration MechanismDefault Value upon Reset Register DefinitionsI/O Mapped Registers Configaddress Configuration Address RegisterReserved Bit DescriptionsConfiguration Data Register Configdata Configuration Data RegisterName Function Read @ Write @ VGA I/O Mapped RegistersVGA I/O Mapped Register List Index Data RegistersGmch Configuration Space Device #0, Function#0 Register Name Default Value AccessEnd Attbase VID Vendor Identification Register Did Device Identification RegisterBit Descriptions 150 = Serr message is not generated by the Gmch for Device #0 Pcicmd PCI Command RegisterPCI Status Register Subc Sub Class Code Register RID Register IdentificationBCC Base Class Code Register HDR Header Type RegisterSvid Subsystem Vendor Identification Register Capptr Capabilities Pointer Register SID Subsystem Identification RegisterCapability ID Capid Capabilities Identification Register Device #0VGA Rrbar Access Enable-R/WGMC Gmch Miscellaneous Control Register Device #0 MDA Present MDAP-R/WReserved Device #2 Function #1 Enable/Disable GGC Gmch Graphics Control Register Device #0Bit Dafc Device and Function Control Register Device #0 Fdhc Fixed Dram Hold Control Register Device #0Bit Description 17 PAM60 Programmable Attribute Map Register Device #0 Attribute Bit AssignmentBits 7 Bits 6 Bits 5 Bits 4 Description Reserved PAM Registers Expansion Area C0000h-DFFFFh PAM Registers and Associated System Memory SegmentsDOS Application Area 00000h-9FFFh Video Buffer Area A0000h-BFFFFhExtended System Bios Area E0000h-EFFFFh System Bios Area F0000h-FFFFFhSmram System Management RAM Control Register Device #0 Esmramc Extended System Management RAM Control Device #0 Errsts Error Status Register Device #0 Errcmd Error Command Register Device #0 Bit Description Reserved Smicmd SMI Error Command Register Device #0SCI on Gmch Thermal Sensor Trip Scicmd SCI Error Command Register Device #0Reserved SCI on Multiple-bit ECC Error SCI on Single-bit ECC ErrorShic Secondary Host Interface Control Register Device #0 Reserved On Die Termination ODT Gating DisableReserved FSB Data Bus Power Management Control C2 state Gmch FSB Interface Power Management ControlHEM Host Error Control, Status, and Observation Device #0 DRB VID Vendor Identification Register Pcicmd PCI Command Register Pcists PCI Status Register RID Revision Identification Register Device. Reads and Writes to this location have no effect DRB Dram Row 03 Boundary Register Device #0 DRA Dram Row Attribute Register Device #0 Examples of usage DDR Internal Write to Read Command delay tWTRDDR Write Recovery time tWR DRT Dram Timing Register Device #0Refresh Cycle Time tRFC Encoding CK between RD and WR commandsBack To Back Read-Read commands spacing DDR, different Rows Encoding CK between RD and RD commandsActivate to Precharge delay tRAS, MAX Activate to Precharge delay tRAS, MINReserved CAS# Latency tCL Rcven DLL shutdown disable PCEn Page Close Enable TC Timer Control PDEn23CS# Signal Drive Control Dynamic Memory Interface Power ManagementPower State S1/S3 Refresh Control Ddim DDR Sdram Data Integrity Mode DRC Dram Controller Mode Register Device #0011 000001 010For Double Data Rate DTC Dram Throttling Control Register Device #0 Wttc DDR Sdram Throttle Mode Tmode2724 High Priority Stream Throttling Enable Thermal Power Throttle Control fields EnableHpllcc Did Device Identification Register Pcicmd PCI Command Register Pcists PCI Status Register Subc Sub-Class Code Register ID Subsystem Identification Register Hpll VCO Change Sequence Initiate Bit Hpllcc Hpll Clock Control Register Device #0Rate Straps Read GFX CoreHPLLCC20 DVO Port CRT PortRegs Register NameDid Device Identification Register Device #2 VID Vendor Identification Register Device #2Pcicmd PCI Command Register Device #2 RID Revision Identification Register Device #2 Pcists PCI Status Register Device #2Base Class Code Basec 03=Display controller MLT Master Latency Timer Register Device #2CC Class Code Register Device #2 CLS Cache Line Size Register Device #2Gmadr Graphics Memory Range Address Register Device #2 Bit Description Master Latency Timer Count Value ROPrefetchable Memory-RO Enable prefetching HDR Header Type Register Device #2Memory / IO Space-RO Mmadr Memory Mapped Range Address Register Device #2Iobar I/O Base Address Register Device #2 Prefetchable Memory-RO Prevents prefetchingRomadr Video Bios ROM Base Address Registers Device #2 Svid Subsystem Vendor Identification Register Device #2SID Subsystem Identification Register Device #2 Intrline Interrupt Line Register Device #2 Intrpin Interrupt Pin Register Device #2Mingnt Minimum Grant Register Device #2 Pmcap Power Management Capabilities Register Device #2 Auxiliary Power Source Hardwired toMaxlat Maximum Latency Register Device #2 Bits10 Power State Pmcs Power Management Control/Status Register Device #2Simplified View of System Address Map System Memory Address RangesDetailed View of System Address Map DOS Compatibility AreaCompatible Smram Address Range 0A0000h-0BFFFFh System Memory Segments and Their AttributesDOS Area 000000h-09FFFFh Legacy VGA Ranges 0A0000h-0BFFFFhMonochrome Display Adapter MDA Range 0B0000h 0B7FFFh Extended System Bios Area 0E0000h-0EFFFFhSystem Bios Area 0F0000h-0FFFFFh Extended System Memory AreaAttributes Comments 1 15 MB-16 MB WindowPre-allocated System Memory Pre-allocated System MemoryDynamic Video Memory Technology Dvmt Extended Smram Address Range Hseg and TsegHseg TsegPCI Memory Address Range Top of Main System Memory to 4 GB High Bios Area FFE00000h -FFFFFFFFhSystem Management Mode SMM Memory Range SMM Space RestrictionsSMM Space Definition System Memory Shadowing 5 I/O Address SpaceSMM Space Transaction Handling PCI I/O Address Mapping Gmch Decode Rules and Cross-Bridge Address MappingHub Interface Decode Rules Hub Interface Accesses to Gmch that Cross Device BoundariesCycles Initiated Using PCI Protocol Accesses to Gmch that Cross Device BoundariesInterface Decode Rules Relation of DBI Bits to Data Bits Host Interface OverviewDynamic Bus Inversion System Bus Interrupt DeliveryUpstream Interrupt Messages System Memory Organization and ConfigurationConfiguration Mechanism for DDR DIMMs System Memory InterfaceByte Function DDR Sdram Performance DescriptionSystem Memory Register Programming Data Bytes on DDR Dimm Used for Programming Dram Registers1 3D/2D Instruction Processing Integrated Graphics Overview2.3 3D Primitives and Data Formats Support Setup Engine2 3D Engine Viewport Transform and Perspective DividePerspective Correct Texture Support Backface CullingScan Converter Texture EngineTexture Chromakey Anti-AliasingTexture Map Filtering Bump Mapping Raster EngineMultiple Texture Composition Cubic Environment MappingColor Dithering Texture Map BlendingCombining Intrinsic and Specular Color Components Color Shading ModesAlpha Blending Color Buffer Formats Destination AlphaDepth Buffer 4.1 256-Bit Pattern Fill and BLT Engine 4 2D EngineStencil Buffer Projective TexturesAlpha Stretch BLT Hardware Cursor Plane Native Graphic Mode onlyDual Display Usage Model Native Graphic Mode only Planes and EnginesOverlay Plane Dynamic Bob and Weave Color ControlSub-picture Support Video FunctionalityMPEG-2 Decoding Hardware Motion CompensationPipe a Timing Generator Unit Internal Graphic Display InterfaceArib Support 1.2 H, V timing signals for active and blank timingHSYNC/VSYNC Field Timing ParametersBlend Function Interlaced Video Field displayInterlace support for Plane a graphics Arib 960 X 540 support DVO Control Data Bits Interlace support for Video Overlay WindowTiming Register Switching Analog Display Port Characteristics Integrated RamdacDDC Display Data Channel 146 D15343-003 Power and Thermal Management General Description of Acpi States General Description of Supported CPU StatesInternal Thermal Sensor OverviewHysteresis Operation Usage External Thermal Sensor InputStrapping Configuration Strapping Signals and ConfigurationPin Name Strap Description Configuration Type Buffer Type Intel 82854 Gmch Straps for Frequency/CPU Configuration GST20FSB Freq DDR Freq Gfx Freq Core Vcc Ballout and Package Information VCC/VSS Voltage Groups Voltage Levels and Ball Out for Voltage GroupsName Voltage Level Ball out Ballout Table Row Column Signal Name156 D15343-003 D15343-003 157 158 D15343-003 D15343-003 159 160 D15343-003 D15343-003 161 162 D15343-003 D15343-003 163 Package Mechanical Information Intel 82854 Gmch Micro-FCBGA Package Dimensions Top ViewIntel 82854 Gmch Micro-FCBGA Package Dimensions Side View Intel 82854 Gmch Micro-FCBGA Package Dimensions Bottom View