GD82559ER — Networkin g Silicon
The receive subsection of the PHY unit accepts
The distorted
The clock recovery circuit uses advanced digital signal processing technology to compensate for various signal jitter causes. The circuit recovers the 125 MHz clock and data and presents the data to the
The PHY unit first decodes the
The PHY unit does not differentiate between the fields of the MAC frame containing preamble, start of frame delimiter, data and CRC. During 100 Mbps reception, the PHY unit differentiates between the idle condition ("L" symbols on the wire) and the preamble or start of frame delimiter. When two
In
•Link integrity fails in the middle of frame reception.
•The Start of Stream Delimiter (SSD) “JK” symbol is not fully detected after idle.
•An invalid symbol is detected at the 4B/5B decoder.
•Idle is detected in the middle of a frame (before “TR” is detected).
When any of the above error conditions occurs, the PHY unit immediately asserts its receive error indication to the CSMA unit. The receive error indication is held active as long as the receive error condition persists on the receive pair.
40 | Datasheet |