Networking Silicon — GD82559ER
The 82559ER acts as both a master and a slave on the PCI bus. As a master, the 82559ER interacts with the system main memory to access data for transmission or deposit received data. As a slave, some 82559ER control structures are accessed by the host CPU to read or write information to the
The 82559ER PCI configuration space is configured as 16 Dwords of Type 0 Configuration Space Header, as defined in the PCI Specification, Revision 2.1. A small section is also configured according to its device specific configuration space. The configuration space header is depicted below in Figure 17.
| Device ID |
| Vendor ID | 00H | ||
|
|
|
|
| ||
| Status |
| Command | 04H | ||
|
|
|
|
|
|
|
|
| Class Code |
|
| Revision ID | 08H |
|
|
|
|
|
|
|
BIST |
| Header Type |
| Latency Timer | Cache Line Size | 0CH |
|
|
|
|
|
| |
|
| CSR Memory Mapped Base Address Register |
| 10H | ||
|
|
|
|
| ||
|
| CSR I/O Mapped Base Address Register |
| 14H | ||
|
|
|
|
| ||
|
| Flash Memory Mapped Base Address Register |
| 18H | ||
|
|
|
|
| ||
|
| Reserved Base Address Register |
| 1CH | ||
|
|
|
|
| ||
|
| Reserved Base Address Register |
| 20H | ||
|
|
|
|
| ||
|
| Reserved Base Address Register |
| 24H | ||
|
|
|
|
|
| |
|
|
| Reserved |
| 28H | |
|
|
|
|
|
| |
| Subsystem ID |
| Subsystem Vendor ID | 2CH | ||
|
|
|
|
|
| |
|
| Expansion ROM Base Address Register |
| 30H | ||
|
|
|
|
|
|
|
|
| Reserved |
|
| Cap_Ptr | 34H |
|
|
|
|
|
| |
|
|
| Reserved |
| 38H | |
|
|
|
|
|
|
|
Max_Lat |
| Min_Gnt |
| Interrupt Pin | Interrupt Line | 3CH |
|
|
|
|
|
| |
|
|
|
|
| ||
Power Management Capabilities |
| Next Item Ptr | Capability ID | DCH | ||
|
|
|
|
|
|
|
Reserved |
| Data |
| Power Management CSR | E0H | |
|
|
|
|
|
|
|
The Vendor ID and Device ID of the 82559ER are both read only word entities. Their HARD- CODED values are:
Vendor ID: 8086H
Device ID: 1209H
Datasheet | 47 |