165
Introduction
The system’s memory architecture supports up to four memory boards organized by branches and channels. The MCH (memory controller hub) on the north bridge has two branches with branch 0 going to channels 0 and 1 or memory board A and B, and branch 1 to channels 2 and 3 or memory board C and D.
In
