Manuals / Cypress / Computer Equipment / Computer Drive

Cypress CY7C67200 manual UART Control Register 0xC0E0 R/W, UART Status Register 0xC0E2 R

Models: CY7C67200

1 78

Download 78 pages 5 Kb

Page 61

UART Control Register [0xC0E0] [R/W]

CY7C67200

UART Control Register [0xC0E0] [R/W]

Figure 73. UART Control Register

Bit #	15	14	13	12		11	10	9	8
Field					Reserved...
Read/Write	-	-	-	-		-	-	-	-
Default	0	0	0	0		0	0	0	0

Bit #	7	6	5	4	3	2	1	0
Field		...Reserved		Scale		Baud		UART
Field				Select		Select		Enable
Read/Write	-	-	-	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	1	1	1

Register Description

The UART Control register enables or disables the UART allowing GPIO7 (UART_TXD) and GPIO6 (UART_RXD) to be freed up for general use. This register must also be written to set the baud rate, which is based on a 48-MHz clock.

Scale Select (Bit 4)

The Scale Select bit acts as a prescaler that will divide the baud rate by eight.

1:Enable prescaler

0:Disable prescaler

Baud Select (Bits [3:1])

Refer to Table 37 for a definition of this field.

Table 37.UART Baud Select Definition

	Baud Select [3:1]	Baud Rate	Baud Rate
	Baud Select [3:1]	w/DIV8 = 0	w/DIV8 = 1
		w/DIV8 = 0	w/DIV8 = 1
	000	115.2K baud	14.4K baud

	001	57.6K baud	7.2K baud

	010	38.4K baud	4.8K baud

	011	28.8K baud	3.6K baud

	100	19.2K baud	2.4K baud

	101	14.4K baud	1.8K baud

	110	9.6K baud	1.2K baud

	111	7.2K baud	0.9K baud

UART Enable (Bit 0)

The UART Enable bit enables or disables the UART.

1:Enable UART

0:Disable UART. This allows GPIO6 and GPIO7 to be used for general use

									Reserved
									All reserved bits must be written as ‘0’.
UART Status Register [0xC0E2] [R]
					Figure 74. UART Status Register

Bit #		15	14		13			12			11		10		9		8
Field									Reserved...
Read/Write		-	-		-			-			-		-		-		-
Default		0	0		0			0			0		0		0		0

Bit #		7	6		5			4		3			2	1		0
Field					...Reserved									Receive Full		Transmit Full
Read/Write		-	-		-			-		-			-		R		R
Default		0	0		0			0		0			0	0		0

Register Description

The UART Status register is a read-only register that indicates the status of the UART buffer.

Document #: 38-08014 Rev. *G

Page 61 of 78

[+] Feedback

Image 61

Cypress CY7C67200 manual UART Control Register 0xC0E0 R/W, UART Status Register 0xC0E2 R

Contents

CY7C67200 EZ-OTG FeaturesTypical Applications CY7C67200Processor Core Functional Overview IntroductionInterface Descriptions CY7C67200USB Pins USB FeaturesOTG Features OTG PinsUART Pins UART FeaturesI2C EEPROM Features I2C EEPROM PinsHPI Pins HPI FeaturesCY7C67200 CY7C67200Charge Pump Pins Charge Pump FeaturesBooster Pins CY7C67200Coprocessor Mode Crystal PinsStandalone Mode CY7C67200Minimum Hardware Requirements for Standalone Mode - Peripheral Only Power Savings and Reset DescriptionFigure 5. Minimum Standalone Hardware Configuration - Peripheral Only Power Savings Mode DescriptionMemory Map LCP Variables USB Registers Slave Setup Packet BIOS StackInternal Memory 0x0000 - 0x00FF 0x0100 - 0x011F 0x0120 - 0x013FCPU Flags Register 0xC000 R RegistersCY7C67200 Hardware Revision Register 0xC004 R Bank Register 0xC002 R/WCY7C67200 CY7C67200 CPU Speed Register 0xC008 R/WCY7C67200 Power Control Register 0xC00A R/WCY7C67200 Interrupt Enable Register 0xC00E R/WCY7C67200 Breakpoint Register 0xC014 R/WCY7C67200 USB Diagnostic Register 0xC03C R/WPull-down Force SelectCY7C67200 Watchdog Timer Register 0xC00C R/WLock StrobeUSB n Control Register R/W Timer n Register R/WResistors Enable CY7C67200Pull up/Pull down on D+ and CY7C672000xC090/0xC0B0 0xC094/0xC0B4CY7C67200 Host n Control Register R/WSequence SyncHost n Count Register R/W Host n Address Register R/WCY7C67200 CY7C67200 Host n Endpoint Status Register RLength CY7C67200 Host n PID Register WHost n Device Address Register W Host n Count Result Register RCY7C67200 CY7C67200 Host n Interrupt Enable Register R/WPort A Connect CY7C67200 Host n Status Register R/WPort A Connect Host n SOF/EOP Counter Register R Host n SOF/EOP Count Register R/WCY7C67200 Device n Endpoint n Control Register R/W Host n Frame Register RCY7C67200 CY7C67200 Device n Endpoint n Count Register R/W Device n Endpoint n Address Register R/WCY7C67200 Setup Device n Endpoint n Status Register R/WCY7C67200 Page 32 of CY7C67200CY7C67200 Device n Endpoint n Count Result Register R/WInterrupt Enable Device n Interrupt Enable Register R/WCY7C67200 Page 35 of CY7C67200Device n Status Register R/W Device n Address Register WCY7C67200 Page 37 of CY7C67200Device n SOF/EOP Count Register W Device n Frame Number Register RCY7C67200 CY7C67200 OTG Control Register 0xC098 R/WC098H CY7C67200 GPIO Control Register 0xC006 R/WGPIO 1 Output Data Register 0xC024 R/W GPIO 0 Output Data Register 0xC01E R/WCY7C67200 GPIO 1 Input Data Register 0xC026 R GPIO 0 Input Data Register 0xC020 RGPIO 0 Direction Register 0xC022 R/W CY7C67200CY7C67200 GPIO 1 Direction Register 0xC028 R/WCY7C67200 HSS Control Register 0xC070 R/WCY7C67200 HSS Baud Rate Register 0xC072 R/WHSS Data Register 0xC076 R/W HSS Transmit Gap Register 0xC074 R/WCY7C67200 HSS Receive Counter Register 0xC07A R/W HSS Receive Address Register 0xC078 R/WCY7C67200 HSS Transmit Counter Register 0xC07E R/W HSS Transmit Address Register 0xC07C R/WCY7C67200 Interrupt Routing Register 0x0142 R HPI Breakpoint Register 0x0140 RCY7C67200 CY7C67200 SOF/EOP2 to CPU Enable BitHPI Mailbox Register 0xC0C6 R/W SIEXmsg Register WCY7C67200 CY7C67200 HPI Status Port HPI RCY7C67200 SPI Configuration Register 0xC0C8 R/WCY7C67200 3Wire Enable BitCY7C67200 SPI Control Register 0xC0CA R/WStrobe Receive Bit LengthSPI Status Register 0xC0CE R SPI Interrupt Enable Register 0xC0CC R/WCY7C67200 SPI CRC Control Register 0xC0D2 R/W SPI Interrupt Clear Register 0xC0D0 WCY7C67200 SPI Data Register 0xC0D6 R/W SPI CRC Value Register 0xC0D4 R/WCY7C67200 SPI Transmit Count Register 0xC0DA R/W SPI Transmit Address Register 0xC0D8 R/WCY7C67200 SPI Receive Count Register 0xC0DE R/W SPI Receive Address Register 0xC0DC R/WCY7C67200 UART Status Register 0xC0E2 R UART Control Register 0xC0E0 R/WCY7C67200 CY7C67200 UART Data Register 0xC0E4 R/WPin Descriptions Pin DiagramCY7C67200 Table 38.Pin Descriptions continued CY7C67200Name TypeOperating Conditions Absolute Maximum RatingsCrystal Requirements XTALIN, XTALOUT CY7C67200CY7C67200 DC CharacteristicsReset Timing AC Timing CharacteristicsnRESET nRD or nWRL or nWRH CY7C672001. I2C EEPROM Bus Timing - Serial I/O Clock TimingXTALIN CY7C67200CY7C67200 ADDR nCS nWR nRD DouttASU tCSSU tCYCCY7C67200 ADDRHSS BYTE Mode Transmit CY7C67200HSS Block Mode Transmit HSS BYTE and BLOCK Mode ReceiveHardware CTS/RTS Handshake CY7C67200Page 72 of Default High Register SummaryDefault Low CY7C67200Default Low Default HighCY7C67200 + FeedbackDefault Low Default HighCY7C67200 + FeedbackDefault Low Default HighCY7C67200 + FeedbackOrdering Information Package DiagramCY7C67200 Table 43.Ordering Information“Interrupt Enable Register 0xC00E R/W” Document History PageCY7C67200 Mode”