Manuals / Cypress / Computer Equipment / Computer Drive

Cypress CY7C67200 manual Document History Page, Mode”, Section “Host Port Interface HPI”, Ratings”

Models: CY7C67200

1 78

Download 78 pages 5 Kb

Page 78

Document History Page

CY7C67200

Document History Page

Document Title: CY7C67200 EZ-OTG™ Programmable USB On-The-Go Host/Peripheral Controller

Document Number: 38-08014

	REV.	ECN NO.	Issue	Orig. of	Description of Change
	REV.	ECN NO.	Date	Change	Description of Change
			Date	Change

	**	111872	03/22/02	MUL	New Data Sheet

	*A	116988	08/23/02	MUL	Preliminary Data Sheet

	*B	124954	04/10/03	MUL	Added Memory Map Section and Ordering Information Section
					Moved Functional Register Map Tables into Register section
					General Clean-up
					Changed from “Preliminary“ to “Preliminary Confidential“
	*C	126211	05/23/03	MUL	Added Interface Description Section and Power Savings and Reset Section
					Added Char Data
					General Clean-up
					Removed DRAM, MDMA, and EPP
					Added “Programmable” to the title page
	*D	127334	05/29/03	KKV	Corrected font to enable correct symbol display

	*E	129394	10/07/03	MUL	Final Data Sheet
					Changed Memory Map Section
					Added USB OTG Logo
					General Clean-up
	*F	472875	See ECN	ARI	Removed “power consumption” bullet from the Features bullet list.
					Corrected number GPIO[31:20] to read GPIO[31:30] in Section “Standalone
					Mode”.
					Made sentence into a Note in Section “Reset Pin” and repeated the note in
					Section “Host Port Interface (HPI)”.
					Corrected the Host/Device 1 Interrupt Enable (Bit 8) Information in Section
					“Interrupt Enable Register [0xC00E] [R/W]”.
					Corrected data on Write Protect Enable (Bit 15) Section “GPIO Control
					Register [0xC006] [R/W]” to read “the GPIO Mode Select [15:8] bits are read
					only until a chip reset“.
					Re-wrote the Register Description in Section “SIEXmsg Register [W]”.
					Put document on 2-column template and corrected grammar. Put the figure
					captions at the top of the figures per new template specifications.
					Added Static Discharge Voltage information in Section “Absolute Maximum
					Ratings”
					Added compliance statement and TID in Section “USB Transceiver”.
	*G	567317	See ECN	KKVTMP	Added the lead free information on the Ordering Information Section. Imple-
					mented the new template with no numbers on the headings.

Document #: 38-08014 Rev. *G

Page 78 of 78

[+] Feedback

Image 78

Cypress CY7C67200 Document History Page, Mode”, Section “Host Port Interface HPI”, “Interrupt Enable Register 0xC00E R/W”

Contents

Typical Applications EZ-OTG FeaturesCY7C67200 CY7C67200Interface Descriptions IntroductionProcessor Core Functional Overview CY7C67200OTG Features USB FeaturesUSB Pins OTG PinsI2C EEPROM Features UART FeaturesUART Pins I2C EEPROM PinsCY7C67200 HPI FeaturesHPI Pins CY7C67200Booster Pins Charge Pump FeaturesCharge Pump Pins CY7C67200Standalone Mode Crystal PinsCoprocessor Mode CY7C67200Figure 5. Minimum Standalone Hardware Configuration - Peripheral Only Power Savings and Reset DescriptionMinimum Hardware Requirements for Standalone Mode - Peripheral Only Power Savings Mode DescriptionInternal Memory LCP Variables USB Registers Slave Setup Packet BIOS StackMemory Map 0x0000 - 0x00FF 0x0100 - 0x011F 0x0120 - 0x013FRegisters CPU Flags Register 0xC000 RCY7C67200 Bank Register 0xC002 R/W Hardware Revision Register 0xC004 RCY7C67200 CPU Speed Register 0xC008 R/W CY7C67200Power Control Register 0xC00A R/W CY7C67200Interrupt Enable Register 0xC00E R/W CY7C67200Breakpoint Register 0xC014 R/W CY7C67200Pull-down USB Diagnostic Register 0xC03C R/WCY7C67200 Force SelectLock Watchdog Timer Register 0xC00C R/WCY7C67200 StrobeResistors Enable Timer n Register R/WUSB n Control Register R/W CY7C672000xC090/0xC0B0 CY7C67200Pull up/Pull down on D+ and 0xC094/0xC0B4Sequence Host n Control Register R/WCY7C67200 SyncHost n Address Register R/W Host n Count Register R/WCY7C67200 Host n Endpoint Status Register R CY7C67200Length Host n PID Register W CY7C67200Host n Count Result Register R Host n Device Address Register WCY7C67200 Host n Interrupt Enable Register R/W CY7C67200Port A Connect Host n Status Register R/W CY7C67200Port A Connect Host n SOF/EOP Count Register R/W Host n SOF/EOP Counter Register RCY7C67200 Host n Frame Register R Device n Endpoint n Control Register R/WCY7C67200 CY7C67200 Device n Endpoint n Address Register R/W Device n Endpoint n Count Register R/WCY7C67200 Device n Endpoint n Status Register R/W SetupCY7C67200 CY7C67200 Page 32 ofDevice n Endpoint n Count Result Register R/W CY7C67200Device n Interrupt Enable Register R/W Interrupt EnableCY7C67200 CY7C67200 Page 35 ofDevice n Address Register W Device n Status Register R/WCY7C67200 CY7C67200 Page 37 ofDevice n Frame Number Register R Device n SOF/EOP Count Register WCY7C67200 OTG Control Register 0xC098 R/W CY7C67200C098H GPIO Control Register 0xC006 R/W CY7C67200GPIO 0 Output Data Register 0xC01E R/W GPIO 1 Output Data Register 0xC024 R/WCY7C67200 GPIO 0 Direction Register 0xC022 R/W GPIO 0 Input Data Register 0xC020 RGPIO 1 Input Data Register 0xC026 R CY7C67200GPIO 1 Direction Register 0xC028 R/W CY7C67200HSS Control Register 0xC070 R/W CY7C67200HSS Baud Rate Register 0xC072 R/W CY7C67200HSS Transmit Gap Register 0xC074 R/W HSS Data Register 0xC076 R/WCY7C67200 HSS Receive Address Register 0xC078 R/W HSS Receive Counter Register 0xC07A R/WCY7C67200 HSS Transmit Address Register 0xC07C R/W HSS Transmit Counter Register 0xC07E R/WCY7C67200 HPI Breakpoint Register 0x0140 R Interrupt Routing Register 0x0142 RCY7C67200 SOF/EOP2 to CPU Enable Bit CY7C67200SIEXmsg Register W HPI Mailbox Register 0xC0C6 R/WCY7C67200 HPI Status Port HPI R CY7C67200SPI Configuration Register 0xC0C8 R/W CY7C672003Wire Enable Bit CY7C67200Strobe SPI Control Register 0xC0CA R/WCY7C67200 Receive Bit LengthSPI Interrupt Enable Register 0xC0CC R/W SPI Status Register 0xC0CE RCY7C67200 SPI Interrupt Clear Register 0xC0D0 W SPI CRC Control Register 0xC0D2 R/WCY7C67200 SPI CRC Value Register 0xC0D4 R/W SPI Data Register 0xC0D6 R/WCY7C67200 SPI Transmit Address Register 0xC0D8 R/W SPI Transmit Count Register 0xC0DA R/WCY7C67200 SPI Receive Address Register 0xC0DC R/W SPI Receive Count Register 0xC0DE R/WCY7C67200 UART Control Register 0xC0E0 R/W UART Status Register 0xC0E2 RCY7C67200 UART Data Register 0xC0E4 R/W CY7C67200Pin Diagram Pin DescriptionsCY7C67200 Name CY7C67200Table 38.Pin Descriptions continued TypeCrystal Requirements XTALIN, XTALOUT Absolute Maximum RatingsOperating Conditions CY7C67200DC Characteristics CY7C67200nRESET nRD or nWRL or nWRH AC Timing CharacteristicsReset Timing CY7C67200XTALIN Clock Timing1. I2C EEPROM Bus Timing - Serial I/O CY7C67200tASU tCSSU ADDR nCS nWR nRD DoutCY7C67200 tCYCADDR CY7C67200HSS Block Mode Transmit CY7C67200HSS BYTE Mode Transmit HSS BYTE and BLOCK Mode ReceiveCY7C67200 Hardware CTS/RTS HandshakePage 72 of Default Low Register SummaryDefault High CY7C67200CY7C67200 Default HighDefault Low + FeedbackCY7C67200 Default HighDefault Low + FeedbackCY7C67200 Default HighDefault Low + FeedbackCY7C67200 Package DiagramOrdering Information Table 43.Ordering InformationCY7C67200 Document History Page“Interrupt Enable Register 0xC00E R/W” Mode”