7 at• J½p

Chipset

S

The Intel® I840 chipset is a high-integration chipset designed for graphics/ multimedia PC platforms and is comprised of the following:

X<9P

 

NeP

 

QKP

 

UKP

• The 82840 Memory Controller Hub (MCH) is a bridge between: the Host

 

 

 

 

 

 

 

 

 

 

 

 

 

bus, Dual Rambus bus (main memory), the PCI bus (64-bits/66 MHz),

 

 

 

 

 

 

 

 

 

 

 

 

 

 

AGP 4x (graphic) bus, Hub Link 8-bit and Hub Link 16-bit, and the

 

 

 

 

 

 

 

PCI 64-bit Hub (P64H). The MCH chip feature is described in detail on

 

 

 

 

 

 

 

page 35.

The PCI 64-bit Hub (P64H) performs PCI bridging between the MCH and the PCI 64-bit 66 MHz bus. The P64H is described in detail on page 44.

The 82801AA Input/Output Controller Hub (ICH) is a bridge between the

following buses: the PCI bus (32-bits/33 MHz) and SMBus. In addition,

the ICH supports the integrated aUV 0n RmR:EE1, En- hanced DMA controller, nlS a d

T0dhT1 WpY “ RTha h

Logic, AC’97 2.1 Compliant Link, AOL (Alert-On-LAN) and Real

Time Clock (RTC) and CMOS. The ICH is described in detail on page 48.

The 82802AB Firmware Hub (FWH) stores system BIOS and SCSI BIOS, nonvolatile memory component. In addition, the FWH contains an Intel® Random Number Generator (RNG). The RNG provides random numbers to enable fundamental security building blocks for stronger encryption, digital signing and security protocols for the PC Workstation. The FWH is described in detail on page 62.

34

Page 34
Image 34
HP KAYAK XU800 manual Time Clock RTC and CMOS. The ICH is described in detail on, Chipset