
7 at• J½p
Host Bus
X R
The Host bus of the Pentium III processors, also referred to as the FSB (Front Side Bus), is implemented in the GTL (Gunning Transceiver Logic)+ technology. This technology features
If only one processor is installed, a terminating board must be installed in the second processor slot.
aMKK27 rpvt
Isst8<.
K½”½“
Lp.
Q”t“ Xt”x• QQQ
X½rt½ x rprwt •t•½
Q”t”• QQQ
Xrt
aMKK27 rpt
P½
6 OJ4tr spp p” ut .
IOX 9 J
PcJ
TQVS 6<
|
| Q>95 |
| Lp“ ‘p•q J |
| ||
|
|
|
| ||||
|
| Ut•½ |
|
| |||
|
| K½”““tq |
|
|
| ||
|
|
| |||||
|
|
|
|
| |||
|
| >7>952YX |
|
|
| ||
|
|
|
|
|
|
|
|
|
|
| PcJ TQVS > |
|
| ||
|
|
|
|
|
|
| |
|
| Q4W K½”““t |
|
|
|
| |
|
| Pq |
|
|
| ||
|
|
|
|
| |||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Ut•½
M¼p”½” Kp
K½””tr½
The supported operating frequencies of the GTL+ bus are 100 MHz or
133 MHz. The width of the data bus is 64 bits, while the width of the address is 36 bits. Along with the operating frequencies, the processor voltage is set automatically.
The control signals of the Host bus allow the implementation of a “split - transaction” bus protocol. This allows the Pentium III processor to send its request (for example, for the contents of a given memory address) and then to release the bus, rather than waiting for the result, thereby allowing it to
64