
< btUt
Order in Which POST Tests Are Performed
Lwtrz | ZYab ]xt |
|
L |
| |
|
| |
0Eh | Keyboard controller BAT command result has been verified. Next performing any | |
| necessary initialization after the keyboard controller BAT command test. | |
|
|
|
0Fh | Keyboard command byte is then written. |
|
|
|
|
10h | Issuing the Pin 23 and 24 blocking and unblocking commands. |
|
|
| |
11h | Checking if the <End> or <Ins> keys were pressed during | |
| CMOS RAM if the l vcp cpldlsw tswy | option was set in |
| AMIBCP or the <End> key was pressed. |
|
|
|
|
12h | Disabling DMA controllers 1 and 2, and Interrupt controllers 1 and 2. |
|
|
| |
13h | Video display has been disabled. Port B has been initialized. Then, initializing the chipset. | |
|
|
|
14h | 8254 timer initialization. |
|
|
|
|
19h | Initializing memory refresh test. |
|
|
|
|
1Ah | memory refresh line is toggling. Checking the 15 second on/off time. |
|
|
| |
23h | Reading the 8042 input port and disabling the MEGAKEY Green PC feature. Making the | |
| BIOS code segment writable and performing any necessary configuration before | |
| initialization the interrupt vectors. |
|
|
| |
24h | Configuration required before Interrupt vector initialization has completed. Then Interrupt | |
| vector initialization begins. |
|
|
|
|
25h | Clearing the password if the POST DIAG switch is on. |
|
|
|
|
27h | Setting video mode. |
|
|
| |
28h | Video ROM performs any required configuration before the video ROM test. | |
|
|
|
2Ah | System bus initialization, static, output devices, if present. |
|
|
|
|
2Bh | Video ROM performs any required configuration before testing. |
|
|
| |
2Ch | All necessary processing before passing control to the Video ROM is completed. Video | |
| ROM is searched, then control passed on to it. |
|
|
| |
2Dh | Video ROM returns control to the BIOS POST. Performing any required processing after | |
| the video |
|
|
| |
2Eh | If the EGA/VGA controller is not found, performing the display memory read/write test. | |
|
| |
2Fh | The EGA/VGA controller was not found. The display memory read/write test begins. | |
|
|
|
118