
7 a• J½p
Host Bus
Sz®
The cache memory is sealed within a single Pentium III package that contains the processor L1 and L2 cache.
The L1 cache memory has a total capacity of 32KB (16 KB data, 16 KB instructions). The L2 cache memory has a capacity of i256 KB, and is composed of
32bytes (256 bits). Thus two consecutive
TagRam and
The amount of cache memory is set by Intel at the time of manufacture, and cannot be changed.
67