Manuals / Motorola / Computer Equipment / Network Card

Motorola MVME2300 Series manual 1906

Models: MVME2300 Series

1 282

Download 282 pages 44.49 Kb

Page 187

Programming Model

$FEF80000 $FEF80001

$FEF80002 $FEF80003 $FEF80004 $FEF80005 $FEF80006 $FEF80007 $FEF80008 $FEF80009

Both Falcons

Both Falcons

Both Falcons

Both Falcons

Both Falcons

Both Falcons

Writes not allowed Here

3

$FEF807FF

1906 9609

Figure 3-7. Memory Map for Byte Writes to Internal Register Set

and Test SRAM

http://www.motorola.com/computer/literature

3-25

Image 187

Motorola MVME2300 Series manual 1906

Contents

MVME2300 Series VME Processor Module Programmer’s Reference GuidePage Safety Summary Instructions FlammabilityCE Notice European Community Limited and Restricted Rights Legend Contents Raven PCI Bridge Asic Page Page Falcon ECC Memory Controller Chip Set Universe VMEbus to PCI Chip Chapter Page List of Figures Page List of Tables Xviii 64MB ECC Dram Model Memory Processor16MB ECC Dram 32MB ECC DramDate Description of Change Summary of ChangesComments and Suggestions Overview of ContentsCtrl Conventions Used in This ManualBold Enter, Return or CRXxiii Xxiv Overview IntroductionECC Dram Summary of FeaturesFeatures MVME2300 Series Feature MVME2300Scsa I/O System Block DiagramBoard Description and Memory Maps MVME2300 Series System Block Diagram VMEbus Interface Functional DescriptionFront Panel P2 I/O Programming ModelPCI interface Processor Memory MapsProcessor Address Size Definition Start End Default Processor Memory MapChrp Memory Map Example Processor Chrp Memory MapAddress Register Name Register Value Raven MPC Register Values for Chrp Memory MapPrep Memory Map Example Processor Prep Memory MapBfff Ffff Raven MPC Register Values for Prep Memory Map PCI Configuration AccessPCI Address Size Definition Start End Default PCI Memory MapPCI Memory Maps PCI Chrp Memory MapFC03 Ffff Raven PCI Register Values for Chrp Memory Map Configuration Register Value Address Offset Register NameUniverse PCI Register Values for Chrp Memory Map 10. PCI Prep Memory Map PCI Prep Memory Map3AFE Ffff 38FF Ffff39FE Ffff 39FF Ffff11. Raven PCI Register Values for Prep Memory Map 12. Universe PCI Register Values for Prep Memory Map VMEbus Master Map VMEbus MappingVMEbus Slave Map VMEbus Slave Mapping VSI0TO VSI0CTLVSI0BS VSI0BD15. System Register Summary VMEbus Address Size Chrp Map Prep Map Range ModeFalcon-Controlled System Registers 14. VMEbus Slave Map ExampleSysclk Value System Clock Speed PCI Clock Speed System Configuration Register SyscrSystem Configuration Register $FEF80400 $FDP0/1STAT Value Processor 0/1 Present External In-line Cache MSIZE01 Total Memory On Board Memory Configuration Register MemcrMemory Configuration Register $FEF80404 MSIZE01RA/BTYP02 MSPD01L2TYPE03 PLL Value Size L2PLL03FLSHP02 System External Cache Control Register SxccrCPU Control Register $FEF88300 Processor 0 External Cache Control Register P0XCCRProcessor 1 External Cache Control Register P1XCCR CPU Control RegisterUart Access RegistersISA Local Resource Bus W83C553 PIB RegistersGeneral-Purpose Readable Jumpers NVRAM/RTC and Watchdog Timer RegistersPCI I/O Address Function Module Configuration and Status Registers17. M48T59/559 Access Registers 18. Module Configuration and Status RegistersSD7 SD6 SD5 SD4 SD3 SD2 SD1 SD0 CPU Configuration RegisterOld CPU Configuration Register $FE000800 CputypeBase Module Feature Register Offset $0802 Base Module Feature RegisterPcixp PMC2P PMC1P Vmep Lanp Basetype Base Module Status Register BmsrBasetype Base Module Status Register Offset $0803SD9 SD8 SD7 SD6 SD5 SD4 SD3 SD2 SD1 SD0 VME RegistersSeven-Segment Display Register Segment Display Register Offset $08C0SETSIG0 19. VME RegistersLM/SIG Control Register SETSIG1LM/SIG Status Register Board Description and Memory Maps Location Monitor Lower Base Address Register Offset $1003 Location Monitor Upper Base Address RegisterLocation Monitor Lower Base Address Register Location Monitor Upper Base Address Register Offset $1002Semaphore Register 2 Offset $1005 Semaphore RegisterSemaphore Register 1 Offset $1004 SEM1Emulated Z8536 Registers Emulated Z8536 CIO Registers and Port Pins20. Emulated Z8536 Access Registers VME Geographical Address Register VgarPort Signal Direction Descriptions Pin Name Z8536 CIO Port Pins21. Z8536 CIO Port Pin Assignments PC2 BASETYP0 ISA DMA ChannelsPC3 BASETYP1 Page Features of the Raven Asic FeaturesFunction Features Block Diagram Raven Block Diagram MPC Address Mapping MPC Bus InterfaceMPC-to-PCI Address Decoding MPC Slave MPC to PCI Address TranslationMPC Transfer Type Transaction Encoding Command Types MPC Slave ResponseMPC Master MPC Write PostingMPC Transfer Types PCI Command CodeMPC Transfer Type MPC Transfer Size TT0-TT4 MPC Arbiter MPC Bus TimerPCI Address Mapping Configuration RegistersPCI to MPC Address Decoding MPC Bus Address SpaceDecoder Priority RavenMPIC Control RegistersPCI Slave Addressing Command TypesCommand Types PCI Slave Response Command Type Slave Response?Fast Back-to-Back Transactions Exclusive AccessDevice Selection Target-Initiated TerminationPCI Master ParityCache Support PCI Write PostingTransfer Type PCI Master Command CodesPCI Command Entity AddressedMaster Initiated Termination Combining, Merging, and CollapsingArbitration Latency ArbitrationAddress/Data Stepping Generating PCI Memory and I/O Cycles Generating PCI CyclesPCI Cycle Type PCI Spread I/O Address Translation Generating PCI Configuration CyclesFunctional Description Device Number Address Bit Generating PCI Special CyclesEndian Conversion When MPC Devices are Big-EndianGenerating PCI Interrupt Acknowledge Cycles Big- to Little-Endian Data Swap Data Address Length Bytes Modification When MPC Devices are Little-EndianRaven Registers and Endian Mode Address Modification for Little-Endian TransfersError Handling Perr Error Status Error Address AttributesTransaction Ordering SMAMPC Registers Raven RegistersRaven MPC Register Map Venid Vendor ID/Device ID RegistersDevid Revision ID. Identifies the Raven revision level. This General Control-Status/Feature RegistersRevision ID Register RevidMpic FlbrdBhog MarbFeat MIDxCurrent MPC Data Bus Master MPC Arbiter Control Register Prescaler Adjust RegisterOperation Reset $00 Operation Reset $00 $B4Matom MPC Error Enable RegisterPerri SmamRtam MatoiOVF MPC Error Status RegisterMato RTA Writing it to a 0 has no effect. When the Smam bitSMA PCI transaction. The bit may be cleared by writing it to aTTx MPC Error Attribute Register MeratWhich originated the transfer in which the error occurred RegisterDesignates a selected byte Address $FEFF0030 Bit Name Operation Reset $0000PCI Interrupt Acknowledge Register PiackMPC Slave Address 3 Register Operation Reset $8000 $8080Start ENDWEN MPC Slave Offset/Attribute 0,1 and 2 RegistersMSOFFx RENIOM WpenMSOFF3 PCI Registers Cycles. When clear, the corresponding MPC slave will$8C Raven PCI Configuration Register Map$0C $18 $7FOffset $00 Bit Name Operation Reset $4801 $1057Raven PCI I/O Register Map $CF8PCI Command/ Status Registers Rcvta DparSeltim SigtaSpace Revision ID/ Class Code RegistersClass Base RegisterPRE RESIoba IO/MEMPCI Slave Address 0,1,2 and 3 Registers To access MPC bus resources. The value of this field willBe compared with the upper 16 bits of the incoming PCI GBL PCI Slave Attribute/ Offset 0,1,2 and 3 RegistersINV Transfer type code which specifies the current transactionPerspective from the MPC bus in Big-Endian mode Configaddress RegisterConceptual perspective from the PCI bus DEV Perspective from the MPC bus in Little-Endian modeREG FUNConfigdata Register EN EnableBUS Data ‘B’ Data ‘C’ Data ‘D’ Operation Reset Data ‘D’ Data ‘C’ Data ‘B’ Data ‘A’ Operation ResetRaven Interrupt Controller FeaturesArchitecture Interrupt Source Priority Readability of CSRProcessor’s Current Task Priority Compatibility Nesting of Interrupt EventsSpurious Vector Generation Interprocessor Interrupts IPITimers Raven-Detected ErrorsInterrupt Delivery Modes Raven Interrupt Controller Block Diagram DescriptionInterrupt Pending Register IPR Program-Visible RegistersInterrupt Selector is Interrupt Request Register IRR In-Service Register ISRInterrupt Router Raven PCI Bridge Asic Off Mpic RegistersRavenMPIC Registers 10. RavenMPIC Register Map$010F0 $010E0$011E0 $100F0 $100E0$101F0 $101E0Ncpu Feature Reporting RegisterVID Offset $01020 Bit Name Global Configuration RegisterProcessor Init Register Processor 1. Writing a 1 to P1 will assert the Soft ResetVendor Identification Register STPPrior IPI Vector/Priority RegistersMask ACTOffset $010E0 Bit Name Spurious Vector RegisterInterrupt Acknowledge register is read during a spurious Vector fetchTimer Base Count Registers Timer Current Count RegistersBit transitions from a 1 to a 0, the value is copied into Count Inhibit. Setting this bit to 1 inhibits counting forThis timer. Setting the bit to 0 allows counting to proceed Base Count. This field contains the 31-bit count for thisTimer Destination Registers Sense Setting this bit to a 0 enables active low or negative edgeExternal Source Vector/Priority Registers POLExternal Source Destination Registers Offset $10200 Bit Name Raven-Detected Errors Vector/Priority RegisterOffset $10210 Bit Name Raven-Detected Errors Destination RegisterOffset Processor $20080 $21080 Bit Name End Of Interrupt. There is one EOI register per Zero is assumed. Writing to this register signals the endInterrupt Acknowledge Registers End-of-Interrupt RegistersProgramming Notes External Interrupt ServiceReset State Interprocessor Interrupts Dynamically Changing I/O Interrupt ConfigurationCurrent Task Priority Level EOI RegisterInterrupt Acknowledge Register ModeArchitectural Notes Page Dram Features of the Falcon Chip SetFalcon Pair Used with Dram in a System Block DiagramsFalcon Internal Data Paths Simplified Overall Dram Connections Performance Bit Ordering ConventionFour-beat Reads/Writes Dram Speeds Single-beat Reads/WritesBeat PowerPC 60x Bus to Dram Access Timing 70ns Page DevicesClock Periods Required For Total Access Type 2nd 3rd 4th2nd 3rd 4th Clocks Beat PowerPC 60x Bus to Dram Access Timing 60ns Page DevicesPowerPC Bus to Dram Access Timing 50ns Hyper Devices ROM/Flash Speeds Cache Coherency PowerPC 60x Bus InterfaceResponding to Address Transfers Completing Data TransfersL2 Cache Support Cache Coherency RestrictionsCycle Types Single-Bit Error ReportingDram Tester Error LoggingROM/Flash Interface Functional Description $XXFFFFFB $7FFFFF $XXFFFFF8 $7FFFFC$XXFFFFF9 $7FFFFD $XXFFFFFA $7FFFFE$X3FFFFF3 $7FFFFE $X3FFFFF0 $7FFFFE$X3FFFFF1 $7FFFFE $X3FFFFF2 $7FFFFEBlocks a and/or B Present, Blocks C and D Not Present Refresh/ScrubBlocks a and/or B Present, Blocks C and/or D Present Dram Arbitration Chip DefaultsExternal Register Set CSR AccessesCSR Architecture Data Path for Reads from the Falcon Internal CSRs Data Path for Writes to the Falcon Internal CSRs Memory Map for Byte Reads to CSR 1906 Memory Map for 4-Byte Reads to CSR Detailed Register Bit Descriptions Register Summary10. Register Summary Test D3 Lower 32 Bits Programming ModelAddress $FEF80000 Bit Name Vendor/Device RegisterRead Zero Read only Revision ID/ General Control Register11. ram spd1,ram spd0 and Dram Type Ram spd0,ram spd1Ram spd0, ram spd1 Dram Speed Dram Type Ram a/b/c/d en Dram Attributes RegisterRam a/b/c/d siz0-2 SIMM/DIMM BlockA/B/C/D ConfigurationsRam a/b/c/d Block Size Devices Used Technology Comments 0MBCLK Frequency Dram Base RegisterRAM A/B/C/D Base CLK Frequency RegisterRead Zero ECC Control RegisterRefdis Rwcb11707.00 Falcon ECC Memory Controller Chip Set Mcken TienSien MienElog Embt EsenAddress $FEF80038 Bit Name Error Address Register13. rtest Encodings Rtest0,rtest1,rtest2 Test Mode selectedAddress $FEF80048 Bit Name Refresh/Scrub Address Register1Mbyte of Block a also appears at $FFF00000 ROM a Base1MB 14. ROM Block a Size Encoding15. romarv and rombrv Encoding Rom a siz Block SizeCycle Transfer Alignment Romx64 Romxwe Falcon Response 16. Read/Write to ROM/FlashROM B Base ROM B Base/Size Register1Mbyte of Block B also appears at $FFF00000 Rom b siz Block Size 17. ROM Block B Size EncodingHas been programmed properly. Notice that CTR32 is Dram Tester Control RegistersBit Counter CTR32 is a 32-bit, free-running counter that incrementsAddress $FEF80400 Bit Name Power-Up Reset Status RegisterAddress $FEF80500 Bit Name Address $FEF88000 $FEF8FFF8 Bit Name External Register SetWriting to the Control Registers Parity Checking on the PowerPC BusSoftware Considerations Programming ROM/Flash DevicesSizing Dram Software Considerations ROW 19. PowerPC 60x Address to Dram Address Mappings18. Sizing Addresses 1024MB 256MB 128MB 64MB 32MB 16MBECC Codes 20. Syndrome Codes Ordered by Bit in ErrorBit Syndrome 20. Syndrome Codes Ordered by Bit in Error $AF $CF $EF 21. Single-Bit Errors Ordered by Syndrome CodeData Paths 10. PowerPC Data to Dram Data Correspondence22. PowerPC Data to Dram Data Mapping Page Universe VMEbus to PCI Chip − BLT, ADOH, RMW, Lock Features of the Universe AsicBlock Diagram Universe as VMEbus Slave Architectural Diagram for the UniverseUniverse as VMEbus Master PCI Bus InterfaceUniverse as PCI Slave Universe as PCI Master InterrupterVMEbus Interrupt Handling DMA ControllerUniverse Control and Status Registers Ucsr Ucsr Access Mechanisms Universe Register Map Offset Register Name LSI3BS LSI2BSLSI2BD LSI2TOLinten DcppDgcs DllueVSI2BS VSI0BD F0CVSI1BS F1C VSI2CTL F2CDescription Universe Chip Problems after PCI ResetMethod WorkaroundsExamples Example 1 MVME2600 Series Board Exhibits PCI Reset ProblemExample 2 MVME3600 Series Board Acts Differently Run the init code and the LSI0 registers become Example 3 Universe Chip is Checked at Tundra Universe VMEbus to PCI Chip PIB PCI ArbitrationPCI Arbitration Assignments Pci Bus Request PCI MastersMVME2300 Series Interrupt Architecture Interrupt HandlingLevel RavenMPICRavenMPIC Interrupt Assignments Edge Polarity Interrupt SourceIRQ14 InterruptsIRQ15 PIB Interrupt Handler Block Diagram Edge PIB PCI/ISA Interrupt AssignmentsISA DMA Channels Reset switch Sources of ResetExceptions Devices Affected Soft ResetReset Sources and Devices Affected Sources of ResetError Notification and Handling Error Notification and HandlingCause Action Big-Endian Mode Endian IssuesLittle-Endian Mode PCI/Ethernet Processor/Memory DomainRole of the Raven Asic PCI DomainVMEbus Domain Role of the Universe AsicPCI-Graphics Default Mapping for FFF00000-FFFFFFFF ROM/Flash Bank DefaultROM/Flash Initialization Page Document Title Publication Number Motorola Computer Group DocumentsDocument Title and Source Publication Number Manufacturers’ DocumentsEK-DE500-OM MPCFPE/ADANSI/IEEE Related SpecificationsIEC 821 BUS Isbn MPR-PPC-RPU-02TIA/EIA-232 Page Glossary O S S a R Y Enhanced Integrated Drive Electronics. An improved version PCI. Used in the reference platform specification. IBM IBM Computers developed by the IBM Corporation. PowerPC isSignal Computing System Architecture. a hardware model for See 10base-2 Page Index PCI 1-13 processor IN-3 PCI MPCIN-5 Configaddress 2-56CONFIGDATA IN-7 IN-8