Motorola MVME2300 Series manual IN-8

Index

I

N D E X

status bit, definition of xxiii symbols, use of xxii

syndrome codes, ECC (Falcon chip set) 3-57System Configuration register (SYSCR) 1-25System External Cache Control register (SX-

CCR) 1-29

T

Timer registers (Raven MPIC) Base Count registers 2-78Current Count registers 2-78Destination registers 2-80Frequency register 2-77Vector/Priority registers 2-79

timing (DRAM access) 3-7,3-8,3-9timing (ROM/Flash access) 3-10transaction ordering (Raven PCI Bridge

ASIC) 2-29

triple- (or greater) bit errors (Falcon chip set) 3-13

true, use of xxiii

U

UCSR access mechanisms 4-9underscore (_), meaning of xxiii

Universe (VMEbus to PCI) interface chip 4-1architectural diagram 4-4

as PCI master 4-6as PCI slave 4-5

as VMEbus master 4-5as VMEbus slave 4-4byte ordering 5-14

chip problems after PCI reset 4-14,5-9Control and Status registers (UCSR) 4-8interrupter and interrupt handler 4-6PCI Register values for CHRP memory

map 1-15

PCI register values for PREP memory map 1-19

PCI register values for VMEbus slave map 1-23

register map 4-9

upper/lower chip status bit (Falcon chip set) 3-32

V

Vendor ID/Device ID registers 2-32,2-49Vendor Identification register (RavenMPIC)

2-75

Vendor/Device register (Falcon chip set) 3-30

VME Geographical Address register (VGAR) 1-43

VME registers 1-37VMEbus

interface 4-4

interrupt handling (Universe ASIC) 4-7mapping 1-20

master map 1-20slave map 1-21, 1-24Universe ASIC and 4-1

W

W83C553 PIB registers 1-31Watchdog Timer registers 1-32word, definition of xxiii

write posting (Raven PCI Bridge ASIC) 2-17writing to control registers (Falcon chip set)

3-53

Z

Z8536 emulation (CIO port pins) 1-44

IN-8 Computer Group Literature Center Web Site