Xilinx ML310 manual 17ATX Power Distribution and Voltage Regulation

Page 59

Board Hardware

R

Note: An Antec, model SL250S, ATX Power Supply is delivered with your ML310. The Antec User’s Manual is provided in the Data sheets section on the ML310 CDROM. Prior to installation please read the Installation section of the Antec User’s Manual which describes the red voltage switch power setting on your Antec SL250S supply.

Check the red power supply voltage switch setting before installation. It should be the same as your local power voltage (115V for North America, Japan, etc. and 230V for Europe and many other countries). Change the voltage setting if necessary. Failure to take this precaution could result in damage to your equipment and could void your warranty.

The ML310 requires a variety of voltages as is required by the different logic devices used in the ML310 board design. The varieties of voltages are derived from the 5.0V supply and regulated on board as shown in Figure 2-17.

Figure 2-17shows the power distribution and regulation for the ATX-compatible power supply.

J18

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

NOTE: Typical ATX power supplies may not

 

Pin 1

Pin 11

 

VCC5V

produce a well-regulated 3.3V supply unless

 

 

 

 

 

there is a minimum load on the 5V output.

 

 

 

 

 

 

 

 

 

 

3.3-A

3.3-C

 

VCC12V_N

Therefore 3.3V is regulated separately for

 

3.3-B

-12V

 

on-board use.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

COM-A

COM-D

 

VCC12V_P

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

5V-A

PS-ON

 

VCC3V3_ATX

 

 

 

 

 

 

 

 

 

COM-B

COM-E

 

 

 

 

 

VCC3V3

 

 

 

5V-B

COM-F

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

NOTE: These resistors (R185-188) allow the 3.3v regulator

COM-C

COM-G

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

to be nostuffed and 3.3v power taken directly from the ATX

PW-OK

-5V

 

 

 

 

 

 

 

 

 

 

supply in the case where it is well-behaved given the load

 

 

 

 

 

5VSB

5V-C

 

 

 

 

 

on the other outputs.

 

U3

 

12V

5V-D

 

R185-188

VCC12V_P

 

AC_AVDD

 

 

 

 

 

 

 

 

 

 

 

 

 

Nostuff

 

 

 

(5.0V @ 500mA)

 

 

 

 

 

 

 

 

 

 

LT1763CS8

 

VCC5V

U9

 

 

 

 

 

VCC3V3

 

U40

 

 

 

 

 

 

 

 

 

 

 

 

 

USB_AVC

 

 

 

MGT_AVCC

 

 

 

 

 

 

 

 

 

(5V @ 500 mA)

 

 

 

(2.5V @ 3A)

 

 

 

 

 

 

 

U14

 

 

 

MIC2076-2

U41

VCC3_PCI (3.0V @ 500mA)

LT1763CS8

U8

VCC1V5 (1.5V @ 10A)

SC10A-DAC

 

 

VCC3V3

LT1764AEQ

 

 

 

(3.3V @ 10A)

 

U34

 

 

 

 

 

 

 

 

 

 

MGT_VTT

 

 

 

 

SC10A-DAC

 

 

 

(1.8V @ 500 mA)

 

 

U10

 

 

 

 

 

 

VCC2V5

 

LT1763CS8

 

 

 

 

 

(2.5V @ 10A)

 

U25

 

 

 

 

 

 

 

 

 

 

DDR_VTT

SC10A-DAC

 

 

 

(1.25 V @ 3A)

 

 

 

 

 

 

VREF_DDR

 

 

 

 

 

 

 

 

 

 

ML655460

Figure 2-17:ATX Power Distribution and Voltage Regulation

Several voltage monitors, MC34161D, monitor all regulated power on the ML310 board. Each of the voltage monitors is connected to power indicator LEDs as shown in

Figure 2-18. The indicator LEDs will illuminate RED if a regulated supply voltage is out of spec and will illuminate Green if the regulated supply voltage is nominal. Each regulated supply voltage has a corresponding test point located near its indicator LED. Please review the ML310 schematics and the MC34161D data sheet for more detailed information.

ML310 User Guide

www.xilinx.com

59

UG068 (v1.01) August 25, 2004

1-800-255-7778

 

Image 59
Contents UG068 v1.01 August 25 ML310 User GuideML310 User Guide Version Revision ML310 User Guide UG068 v1.01 August 25UG068 v1.01 August 25 Table of Contents UG068 v1.01 August 25 Additional Resources Manual ContentsTypographical ConventionsHandbook Online DocumentChapter Virtex-II Pro Summary of Virtex-II Pro FeaturesRocketIO 3.125 Gb/s Transceivers PowerPC 405 CoreVirtex-II Pro Virtex-II Fpga FabricIntroduction to Virtex-II Pro, ISE, and EDK Foundation FeaturesFoundation ISE Design EntryFoundation ISE Implementation and ConfigurationSynthesis Board Level Integration Embedded Development KitOverview ML310 Embedded Development PlatformML310 Board ML310 Embedded Development PlatformOverview FeaturesClock Generation Board HardwareBoard Hardware DDR MemoryU37 DDR SignalingDDR Memory Expansion DDRA2 DDRDQS02 DDRDQ31 RS-232 on the ML310 Signaling Standards of RS-232Serial Port Fpga Uart Introduction to Serial PortsBoard Bring-Up System ACE CF ControllerXC2VP30 Connectivity Non-Volatile Storage6JTAG Connections to the XC2VP30 and System ACE Jtag Connection to XC2VP30Parallel Cable IV Interface System ACE Jtag Configuration InterfaceGpio LEDs and LCD 8LEDs and LCD Connectivity U37 Name U36 UCF Signal Name Translator U37 J13 U35Gpio LED Interface Gpio LCD InterfaceBuffer U33 J13 CPU Debug and CPU TraceCPU Debug Description 9Combined Trace/Debug Connector Pinout CPU Debug Connection to XC2VP30 CPU Debug Connector PinoutPCI Bus ML310 Embedded Development Platform 11 PCI Bus and Device Connectivity Pciinta Pciintb Pciintc Pcipar Pcippar Pcirstn Pciprstn 125.0V Secondary PCI Bus Information Device Name Vendor ALi South Bridge Interface, M1535D+, U15113.3V Primary PCI Bus Information Device Vendor Device Name Bus12ALi South Bridge Interface, M1535D+, U15 Parallel Port Interface, connector assembly P1Serial Port Interface, connector assembly P1 USB, connector assembly J3 IDE, connectors J15 and J16 17Type of Gpio Available on Header J5 ALi Gpio Types Number GPIO, connector J5System Management Bus SMBus AC97 Audio 19Audio Jacks, J1 and J2 Signal name DescriptionFlash ROM, U4 PS/2 Keyboard/Mouse Interface, connector P2Intel GD82559 Ethernet Controller Intel GD82559, U11, 10/100 Ethernet ControllerIIC/SMBus on ML310 Board IIC/SMBus SignalingIIC/SMBus Interface Introduction to IIC/SMBus22shows the Fpga connections to all SMBus and IIC devices 14SMBus and IIC Block Diagram Serial Peripheral Interface SPI SPI SignalingPush Buttons Push Buttons, Switches, Front Panel Interface and JumpersSPI Addressing CPU Reset, SW2 System ACE Configuration Dipswitch, SW316SW3 SysACE CFG Switch Detail Front Panel Interface Connector, J23SYACECFGA0 J10 J11 Coupling JumpersVoltage Jumper MGT Bref Clock Selection Jumpers, J20 and J21 ATX Power Distribution and Voltage Regulation17ATX Power Distribution and Voltage Regulation 18Voltage Monitor High-Speed I/O High-Speed I/O19Personality Module Connected to ML310 Board ML310 PM ConnectorsPM2 Connector PM1 ConnectorContact Order ML310 PM Utility PinsAdapter Board PM Connectors PM1 User I/O ML310 PM User I/O PinsPM1 Power and Ground PM2 Power and GroundRXPPAD4 RXPPAD4A25 31 PM1 Pinout RXPPAD21 RXPPAD21AK25 ML310 PM2 User I/O32 PM2 Pinout AA5