
Chapter 5 Theory of Operation
Waveform DAC/Amplitude Leveling/Waveform RAM
Waveform DAC/Amplitude Leveling/Waveform RAM
Block 4 on block diagram page 129; Schematic on page 134.
The Waveform DAC, U407, converts
A simplified diagram of the Waveform DAC circuitry is shown below.
5
The preattenuator, filters, and associated circuits in the output signal path provide an approximate 25W load for the Waveform DAC. The Waveform DAC nominally produces a 40 mA differential output current — yielding differential 1 Vac output signals. Wave shape (amplitude) data is loaded into the waveform RAM by the main controller CPU U102. Once loaded, these data are addressed by the DDS ASIC. The rate at which addresses are incremented determines the output waveform frequency. Waveform RAM output data is latched and shifted to ECL levels by U402 and U403 for input to the waveform
93