Manuals / Brands / Computer Equipment / Computer Hardware / Intel / Computer Equipment / Computer Hardware

Intel 87C196CA, 8XC196Jx, 8XC196Kx, 8XC196Lx Table A-6. 83C196LD Default Signal Conditions

1 136

Download 136 pages, 2.7 Mb

A-9

SIGNAL DESCRIPTIONS

Table A-6. 83C196LD Default Signal Conditions

Port

Signals Alternate

Functions During RESET#

Active

Upon RESET#

Inactive

(Note 6) Idle Power-

down

P0.7:2 — HiZ HiZ HiZ HiZ

P1.0 EPA0/T2CLK WK1 WK1 (Note 1) (Note 1)

P1.1 EPA1 WK1 WK1 (Note 1) (Note 1)

P1.2 EPA2/T2DIR WK1 WK1 (Note 1) (Note 1)

P1.3 EPA3 WK1 WK1 (Note 1) (Note 1)

P2.0 TXD WK1 WK1 (Note 1) (Note 1)

P2.1 RXD WK1 WK1 (Note 1) (Note 1)

P2.2 EXTINT WK1 WK1 (Note 1) (Note 1)

P2.4 — WK1 WK1 (Note 1) (Note 1)

P2.6 ONCE MD1 MD1 (Note 1) (Note 1)

P2.7 CLKOUT CLKOUT active,

LoZ0/1 CLKOUT active,

LoZ0/1 (Note 1) (Note 2)

P3.7:0 AD7:0 WK1 HiZ (Note 4) (Note 4)

P4.7:0 AD15:8 WK1 HiZ (Note 4) (Note 4)

P5.0 ALE/ADV# WK1 WK1 (Note 1) (Note 1)

P5.2 WR#/WRL# WK1 WK1 (Note 1) (Note 1)

P5.3 RD# WK1 WK1 (Note 1) (Note 1)

P6.0 EPA8 WK1 WK1 (Note 1) (Note 1)

P6.1 EPA9 WK1 WK1 (Note 1) (Note 1)

P6.4 SC0 WK1 W K1 (Note 1) (Note 1)

P6.5 SD0 WK1 W K1 (Note 1) (Note 1)

P6.6 SC1 WK1 W K1 (Note 1) (Note 1)

P6.7 SD1 WK1 W K1 (Note 1) (Note 1)

— EA# WK1 (Note 5) WK1 WK1 WK1

— RESET# LoZ0 MD1 MD1 MD1

—V

PP HiZ HiZ LoZ1 LoZ1

—XTAL1 Osc input, HiZ Osc input, HiZ Osc input,

HiZ Osc input,

HiZ

— XTAL2 Osc output,

LoZ0/1 Osc output,

LoZ0/1 Osc output,

LoZ0/1 (Note 3)

NOTES:

1. If P

x

_MODE.

y

= 0, port is as programmed.

If P

x

_MODE.

y

= 1, pin is as specified by P

x

_DIR and the associated peripheral.

2. If P2_MODE.7 = 0, pin is as programmed. If P2_MODE.7 = 1, pin is LoZ0.

3. If XTAL1 = 0, pin is LoZ1. If XTAL1 = 1, pin is LoZ0.

4. If EA# = 0, port is HiZ. If EA# = 1, port is open-drain I/O.

5. Although EA# is weakly pulled high, do not allow it to float. Always tie EA# to VCC if it is not connected

to an external device.

6. The values in this column are valid until your software writes to P

x

_MODE.

Contents

Main Page Page Page Page FIGURES Page TABL ES Page Page CHAPTER 1 GUIDE TO THIS MANUAL Page Page Page CHAPTER 2 ARCHITECTURAL OVERVIEW Page 2-3 ARCHITECTURAL OVERVIEW Figure 2-2. Clock Circuitry (87C196LA, LB Only) F F 2F Page ARCHITECTURAL OVERVIEW Figure 2-4. Effect of Clock Mode on Internal CLKOUT Frequency Table 2-3. Relationships Between Input Frequency, Clock Multiplier, and State Times Page Page Page Page Page CHAPTER 3 ADDRESS SPACE Table 3-1. Address Map SUPPLEMENT NOTE Table 3-1. Address Map (Continued) Figure 3-1. Register File Address Map Table 3-2. Register File Memory Addresses Upper Register File Lower Register File Stack Pointer Address General-purpose Register RAM SUPPLEMENT Table 3-3. 8XC196L Peripheral SFRs Table 3-3. 8XC196L Peripheral SFRs (Continued) SUPPLEMENT Table 3-4. Windows Table 3-4. Windows (Continued) SUPPLEMENT Table 3-4. Windows (Continued) Page Page Page SUPPLEMENT Table 4-1. Interrupt Sources, Vectors, and Priorities Figure 4-1. Interrupt Mask (INT_MASK) Register SUPPLEMENT Figure 4-2. Interrupt Mask 1 (INT_MASK1) Register Figure 4-3. Interrupt Pending (INT_PEND) Register SUPPLEMENT Figure 4-4. Interrupt Pending 1 (INT_PEND1) Register Figure 4-5. PTS Select (PTSSEL) Register SUPPLEMENT Figure 4-6. PTS Service (PTSSRV) Register Page Page CHAPTER 5 I/O PORTS Page 5-3 I/O PORTS Figure 5-1. Ports 1, 2, 5, and 6 Internal Structure (87C196LA, LB Only) Page Page SUPPLEMENT Figure 5-2. Ports 3 and 4 Internal Structure (87C196LA, LB Only) 5-6 Page Page CHAPTER 6 SYNCHRONOUS SERIAL I/O PORT Figure 6-1. SSIO 0 Clock (SSIO0_CLK) Register SUPPLEMENT Figure 6-2. SSIO 1 Clock (SSIO1_CLK) Register SYNCHRONOUS SERIAL I/O PORT Figure 6-2. SSIO 1 Clock (SSIO1_CLK) Register (Continued) Page Page Page CHAPTER 7 EVENT PROCESSOR ARRAY SUPPLEMENT Figure 7-1. EPA Block Diagram (87C196LA, LB Only) 7-2 7-3 EVENT PROCESSOR ARRAY Figure 7-2. EPA Block Diagram (83C196LD Only) SUPPLEMENT Figure 7-4. EPA Interrupt Mask 1 (EPA_MASK1) Register Figure 7-3. EPA Interrupt Mask (EPA_MASK) Register EVENT PROCESSOR ARRAY Figure 7-6. EPA Interrupt Pending 1 (EPA_PEND1) Register Figure 7-5. EPA Interrupt Pending (EPA_PEND) Register SUPPLEMENT Page Page CHAPTER 8 J1850 COMMUNICATIONS CONTROLLER SUPPLEMENT 8-2 Figure 8-2. J1850 Communications Controller Block Diagram Peripheral Data Bus Table 8-1. J1850 Controller Signals Table 8-2. Control and Status Registers Page Page Page Page Page Page Page Figure 8-8. Definition for Start and End of Frame Symbols Table 8-4 details the symbol timing characteristics supported by the 87C196LB. Table 8-4. Huntzicker Symbol Timing Characteristics Page 8-13 Figure 8-10. IFR Type 2 Message Frame 8.4.2.3 IFR Messaging Type 3: Multiple Bytes, Single Responder . . . . . . . . . . Figure 8-11. IFR Type 3 Message Frame Page Page Page Figure 8-16. J1850 Command (J_CMD) Register SUPPLEMENT Figure 8-17. J1850 Configuration (J_CFG) Register J1850 COMMUNICATIONS CONTROLLER Figure 8-17. J1850 Configuration (J_CFG) Register (Continued) SUPPLEMENT Figure 8-18. J1850 Delay (J_DLY) Register Figure 8-19. J1850 Status (J_STAT) Register SUPPLEMENT Figure 8-19. J1850 Status (J_STAT) Register (Continued) Page Page CHAPTER 9 MINIMUM HARDWARE CONSIDERATIONS Page Page Page Page 8XC196L SUPPLEMENT F 2F 10-2 Page Page Page Page CHAPTER 11 PROGRAMMING THE NONVOLATILE MEMORY SUPPLEMENT Table 11-2. 87C196LA, LB OTPROM Address Map 11-3 PROGRAMMING THE NONVOLATILE MEMORY 10 EA# dynamic failure analysis of the device is impossible. Figure 11-1. Slave Programming Circuit Table 11-3. Slave Programming Mode Address Map SUPPLEMENT Figure 11-2. Serial Port Programming Circuit Page Page Page Page Page SUPPLEMENT Table A-1. 87C196LA Signals Arranged by Functional Categories Figure A-1. 87C196LA 52-pin PLCC Package A3419-03 A-3 xx87C196LA20 View of component as mounted on PC board SUPPLEMENT Table A-2. 87C196LB Signals Arranged by Functional Categories Figure A-2. 87C196LB 52-pin PLCC Package A3361-03 A-5 xx87C196LB20 View of component as mounted on PC board SUPPLEMENT Table A-3. 83C196LD Signals Arranged by Functional Categories A-7 Figure A-3. 83C196LD 52-pin PLCC Package Table A-4. Definition of Status Symbols xx83C196LD View of component as mounted on PC board SUPPLEMENT Table A-5. 87C196LA, LB Default Signal Conditions Table A-6. 83C196LD Default Signal Conditions Page Page Page GLOSSARY Page Page Page Page Page Page Page Page Page Page Page Page Page INDEX A B C D P R S U W