Table A-6 C196LD Default Signal Conditions | Intel 8XC196Lx specification

SIGNAL DESCRIPTIONS

Table A-6. 83C196LD Default Signal Conditions

	Port	Alternate	During RESET#	Upon RESET#		Power-
	Port	Alternate	During RESET#	Inactive	Idle	Power-
	Signals	Functions	Active	Inactive	Idle	down
	Signals	Functions	Active	(Note 6)		down
				(Note 6)

	P0.7:2	—	HiZ	HiZ	HiZ	HiZ
	P1.0	EPA0/T2CLK	WK1	WK1	(Note 1)	(Note 1)
	P1.1	EPA1	WK1	WK1	(Note 1)	(Note 1)
	P1.2	EPA2/T2DIR	WK1	WK1	(Note 1)	(Note 1)
	P1.3	EPA3	WK1	WK1	(Note 1)	(Note 1)
	P2.0	TXD	WK1	WK1	(Note 1)	(Note 1)
	P2.1	RXD	WK1	WK1	(Note 1)	(Note 1)
	P2.2	EXTINT	WK1	WK1	(Note 1)	(Note 1)
	P2.4	—	WK1	WK1	(Note 1)	(Note 1)
	P2.6	ONCE	MD1	MD1	(Note 1)	(Note 1)
	P2.7	CLKOUT	CLKOUT active,	CLKOUT active,	(Note 1)	(Note 2)
			LoZ0/1	LoZ0/1
	P3.7:0	AD7:0	WK1	HiZ	(Note 4)	(Note 4)
	P4.7:0	AD15:8	WK1	HiZ	(Note 4)	(Note 4)
	P5.0	ALE/ADV#	WK1	WK1	(Note 1)	(Note 1)
	P5.2	WR#/WRL#	WK1	WK1	(Note 1)	(Note 1)
	P5.3	RD#	WK1	WK1	(Note 1)	(Note 1)
	P6.0	EPA8	WK1	WK1	(Note 1)	(Note 1)
	P6.1	EPA9	WK1	WK1	(Note 1)	(Note 1)
	P6.4	SC0	WK1	WK1	(Note 1)	(Note 1)
	P6.5	SD0	WK1	WK1	(Note 1)	(Note 1)
	P6.6	SC1	WK1	WK1	(Note 1)	(Note 1)
	P6.7	SD1	WK1	WK1	(Note 1)	(Note 1)
	—	EA#	WK1 (Note 5)	WK1	WK1	WK1
	—	RESET#	LoZ0	MD1	MD1	MD1
	—	V PP	HiZ	HiZ	LoZ1	LoZ1
	—	XTAL1	Osc input, HiZ	Osc input, HiZ	Osc input,	Osc input,
			Osc input, HiZ	Osc input, HiZ	HiZ	HiZ
					HiZ	HiZ
	—	XTAL2	Osc output,	Osc output,	Osc output,	(Note 3)
			LoZ0/1	LoZ0/1	LoZ0/1

NOTES:

1.If Px_MODE.y = 0, port is as programmed.

If Px_MODE.y = 1, pin is as specified by Px_DIR and the associated peripheral.

2.If P2_MODE.7 = 0, pin is as programmed. If P2_MODE.7 = 1, pin is LoZ0.

3.If XTAL1 = 0, pin is LoZ1. If XTAL1 = 1, pin is LoZ0.

4.If EA# = 0, port is HiZ. If EA# = 1, port is open-drain I/O.

5.Although EA# is weakly pulled high, do not allow it to float. Always tie EA# to VCC if it is not connected to an external device.

6.The values in this column are valid until your software writes to Px_MODE.

A-9

Image 117

Intel 8XC196Lx, 8XC196Jx, 8XC196Kx, 87C196CA user manual Table A-6 C196LD Default Signal Conditions

Contents

August Page Contents 8XC196LX Supplement Chapter Synchronous Serial I/O Port Functional Groupings of Signals Default Conditions Entering and Exiting Once ModeProgramming the J1850 Controller Internal Timing Figures 11-3 Tables Guide to This Manual Page Chapter Guide to this Manual Manual Contents Related Documents Related Documents Architectural Overview Page Microcontroller Features Features of the 8XC196Lx and 8XC196Kx Product FamiiesChapter Architectural Overview Internal Timing Block Diagram Clock Circuitry 87C196LA, LB Only MHz State Times at Various Frequencies12 MHz 16 MHz External Timing PllenMultiplier State Time Internal Peripherals Uprom Programming Values and LocationsCLK1 CLK0 Synchronous Serial I/O Port 1 I/O PortsEvent Processor Array 4 J1850 Communications ControllerPage Address Space Page Chapter Address Space Address PartitionsAddress Map 1BFF Register File Address CA,JT,KTJR, KR Peripheral SPECIAL-FUNCTION Registers XC196Lx Peripheral SFRsUSFR1 LA, LB SSIO0CLK SSIO1CLKRstsrc Jdly Windows Windowing Base Upper Register File CA, JT, JV, KTUpper Register File CA, JT, JV, KT, LA, LB 4BH 0140H25H 0120H 49H 0100H 48H 24H 12H Standard and PTS Interrupts Page Interrupt SOURCES, VECTORS, and Priorities Chapter Standard and PTS Interrupts Interrupt Registers Interrupt Controller PTS ServiceInterrupt Sources, Vectors, and Priorities Interrupt Source Mnemonic Priority Name Intmask Interrupt Mask RegistersBit Function Number Bit Mnemonic Interrupt Description INTMASK1 Interrupt Pending RegistersLA, LD NMI Extint SSIO1 SSIO0 Intpend Interrupt Pending Intpend Register Peripheral Transaction Server Registers INTPEND1NMI Ptssel BitInterrupt PTS Vector Ptssrv BitsInterrupt Standard Vector Ports Page I/O Ports Overview Chapter PortsMicrocontroller Ports EPA, Ssio 8XC196LX Supplement Ports 1, 2, 5, and 6 Internal Structure 87C196LA, LB Only Configuring Ports 1, 2, 5, and 6 Bidirectional Ports Special Bidirectional Port Considerations For complementary output configurations Internal Structure for Ports 3 and 4 ADDRESS/DATA BUS 8XC196L X Supplement Synchronous Serial Port Page Ssio 0 Clock Register Chapter Synchronous Serial I/O PortBit Function For receptions 1FB7H Ssio 1 Clock RegisterCHS DUP Conint Conpnd Phas Pols CHS SSIO1CLK Page Event Processor Array Page EPA Functional Overview Chapter Event Processor ArrayEPA Channels Device Capture/Compare Compare-only EPA Block Diagram 87C196LA, LB Only EPA Block Diagram 83C196LD Only EPA Mask Registers EpamaskEPAMASK1 EPA Pending Registers EpapendEPAPEND1 EPA Interrupt Priority Vector Register Value InterruptEpaipv J1850 Communications Controller Page J1850 Communications Controller J1850 Functional OverviewPLL Clkout J1850 Communications Controller Block Diagram J1850 Controller Signals J1850 Controller Signals and RegistersSignal Control and Status Registers J1850 Controller Operation Control State MachineCyclic Redundancy Check Generator Bus Contention Symbol Synchronization and Timing CircuitryError Detection Bit Arbitration Symbol Encoding and Decoding Delay CompensationClock Prescaler Digital Filter Bit Arbitration Example Huntzicker Symbol Definition for J1850 Bit Arbitration Example Message Frames Header Standard MessagingCRC Byte Normalization Bit 64µS 128µS NB for IFR with CRC NB for IFR without CRC Name Symbol Bus Level TXmin TXnom TXmax RXmin RXmax Units Huntzicker Symbol Timing Characteristics IFR Messaging Type 1 Single Byte, Single Responder In-frame Response Messaging Transmitting Messages Transmitting and Receiving Messages CPU JTX Jtxbuf Transmit Byte Receiving Messages Receive ByteCPU Jrxbuf Programming the J1850 Command Jcmd Register IFR MessagesProgramming the J1850 Controller Auto IFR Ignore Abort MSG3 MSG2 MSG1 MSG0 JcmdAuto MSG30 Operation Purpose NBF IFR3 4XM Txbrk Rxpol PRE1 PRE0 Programming the J1850 Configuration Jcfg RegisterNBF IFR without CRC Byte PRE1 PRE0 Programming the J1850 Delay Compensation Jdly Register 18. J1850 Delay Jdly Register Jstat Programming the J1850 Status Jstat Register Msgrx Msgtx Minimum Hardware Considerations Page Minimum Hardware Considerations Identifying the Reset Source Design Considerations for 8XC196LA, LB, and LD Special Operating Modes Page Chapter Special Operating Modes Entering and Exiting Once Mode 10-3 Page Programming Nonvolatile Memory Page Signature Word and Programming Voltage Values Programming the Nonvolatile MemoryOtprom Address MAP Signature Word and Programming Voltage Values C196LA, LB Otprom Address Map Slave Programming Circuit and Address MAPAddress Range Description Hex CCB1 Description Address Comments Serial Port Programming Circuit Serial Port Programming Circuit and Address MAP Description Address Range Serial Port Programming Mode Address MapA000-FFFFH Do not addressPage Signal Descriptions Page Functional Groupings of Signals Appendix a Signal Descriptions Table A-1 C196LA Signals Arranged by Functional Categories Signal Descriptions Table A-2 C196LB Signals Arranged by Functional Categories Figure A-2 C196LB 52-pin Plcc Package Input Name Pin Table A-3 C196LD Signals Arranged by Functional CategoriesInput/Output Cont’d Name Pin Bus Control & Status Default Conditions Table A-5 C196LA, LB Default Signal Conditions Port Alternate During RESET# Upon RESET# PowerSignals Functions Table A-6 C196LD Default Signal Conditions Page Glossary Page Glossary ALUBIT Byte DOUBLE-WORD EPAESD Integer FET LONG-INTEGER ISRLSB LSW MSW MSB PIC PIH PLL PSW PTSPtscb Ralu QUAD-WORD SAR SFRSHORT-INTEGER Uart VPW WDTWord Index Page Clkout Index Index-2