Uart | Intel 87C196CA, 8XC196Jx, 8XC196Lx, 8XC196Kx instruction

		GLOSSARY
special-purpose memory		A partition of memory used for storing the interrupt
		vectors, PTS vectors, chip configuration bytes, and
		several reserved locations.
standard interrupt		Any maskable interrupt that is assigned to the
		interrupt controller for processing by an interrupt
		service routine.
state time (or state)		The basic time unit of the microcontroller; the
		combined period of the two internal timing signals,
		PH1 and PH2. Because the microcontroller can
		operate at many frequencies, this manual defines time
		requirements in terms of state times rather than in
		specific units of time.
successive approximation		An A/D conversion method that uses a binary search
		to arrive at the best digital representation of an analog
		input.
t		Lowercase “t” represents the period of the internal
		clock.
temperature coefficient		Change in the stated variable for each degree
		Centigrade of temperature change.
temperature drift		The change in a specification due to a change in
		temperature. Temperature drift can be calculated by
		using the temperature coefficient for the specification.
terminal-based characteristic		An actual characteristic that has been translated and
		scaled to remove zero-offset error and full-scale
		error. A terminal-based characteristic resembles an
		actual characteristic with zero-offset error and full-
		scale error removed.
transfer function		A graph of output code versus input voltage; the
		characteristic of the A/D converter.
transfer function errors		Errors inherent in an analog-to-digital conversion
		process: quantizing error, zero-offset error, full-scale
		error, differential nonlinearity, and nonlinearity.
		Errors that are hardware-dependent, rather than being
		inherent in the process itself, include feedthrough,
		repeatability, channel-to-channel matching, off-
		isolation, and VCC rejection errors.
UART		Universal asynchronous receiver and transmitter. A
		part of the serial I/O port.
		Glossary-11
		Glossary-11

Image 131

Intel 87C196CA, 8XC196Jx, 8XC196Lx, 8XC196Kx user manual Uart

Contents

August Page Contents 8XC196LX Supplement Chapter Synchronous Serial I/O Port Internal Timing Entering and Exiting Once ModeFunctional Groupings of Signals Default Conditions Programming the J1850 Controller Figures 11-3 Tables Guide to This Manual Page Chapter Guide to this Manual Manual Contents Related Documents Related Documents Architectural Overview Page Chapter Architectural Overview Microcontroller FeaturesFeatures of the 8XC196Lx and 8XC196Kx Product Famiies Internal Timing Block Diagram Clock Circuitry 87C196LA, LB Only 16 MHz State Times at Various FrequenciesMHz 12 MHz Multiplier State Time External TimingPllen CLK1 CLK0 Internal PeripheralsUprom Programming Values and Locations 4 J1850 Communications Controller 1 I/O PortsSynchronous Serial I/O Port Event Processor ArrayPage Address Space Page Address Map Chapter Address SpaceAddress Partitions 1BFF Register File JR, KR AddressCA,JT,KT USFR1 LA, LB Peripheral SPECIAL-FUNCTION RegistersXC196Lx Peripheral SFRs Jdly SSIO1CLKSSIO0CLK Rstsrc Windows Windowing Upper Register File CA, JT, JV, KT, LA, LB BaseUpper Register File CA, JT, JV, KT 25H 0120H 49H 0100H 48H 24H 12H 4BH0140H Standard and PTS Interrupts Page Interrupt SOURCES, VECTORS, and Priorities Chapter Standard and PTS Interrupts Interrupt Source Mnemonic Priority Name Interrupt Controller PTS ServiceInterrupt Registers Interrupt Sources, Vectors, and Priorities Bit Mnemonic Interrupt Description Interrupt Mask RegistersIntmask Bit Function Number NMI Extint SSIO1 SSIO0 Interrupt Pending RegistersINTMASK1 LA, LD Intpend Interrupt Pending Intpend Register NMI Peripheral Transaction Server RegistersINTPEND1 Interrupt PTS Vector PtsselBit Interrupt Standard Vector PtssrvBits Ports Page EPA, Ssio Chapter PortsI/O Ports Overview Microcontroller Ports 8XC196LX Supplement Ports 1, 2, 5, and 6 Internal Structure 87C196LA, LB Only Configuring Ports 1, 2, 5, and 6 Bidirectional Ports Special Bidirectional Port Considerations For complementary output configurations Internal Structure for Ports 3 and 4 ADDRESS/DATA BUS 8XC196L X Supplement Synchronous Serial Port Page For receptions Chapter Synchronous Serial I/O PortSsio 0 Clock Register Bit Function CHS Ssio 1 Clock Register1FB7H CHS DUP Conint Conpnd Phas Pols SSIO1CLK Page Event Processor Array Page Device Capture/Compare Compare-only Chapter Event Processor ArrayEPA Functional Overview EPA Channels EPA Block Diagram 87C196LA, LB Only EPA Block Diagram 83C196LD Only EPAMASK1 EPA Mask RegistersEpamask EPAPEND1 EPA Pending RegistersEpapend Epaipv EPA Interrupt Priority Vector RegisterValue Interrupt J1850 Communications Controller Page PLL Clkout J1850 Communications ControllerJ1850 Functional Overview J1850 Communications Controller Block Diagram Control and Status Registers J1850 Controller Signals and RegistersJ1850 Controller Signals Signal Cyclic Redundancy Check Generator J1850 Controller OperationControl State Machine Bit Arbitration Symbol Synchronization and Timing CircuitryBus Contention Error Detection Digital Filter Delay CompensationSymbol Encoding and Decoding Clock Prescaler Bit Arbitration Example Huntzicker Symbol Definition for J1850 Bit Arbitration Example Message Frames Normalization Bit Standard MessagingHeader CRC Byte 64µS 128µS NB for IFR with CRC NB for IFR without CRC Name Symbol Bus Level TXmin TXnom TXmax RXmin RXmax Units Huntzicker Symbol Timing Characteristics IFR Messaging Type 1 Single Byte, Single Responder In-frame Response Messaging Transmitting Messages Transmitting and Receiving Messages CPU JTX Jtxbuf Transmit Byte CPU Jrxbuf Receiving MessagesReceive Byte Programming the J1850 Controller Programming the J1850 Command Jcmd RegisterIFR Messages MSG30 Operation Purpose JcmdAuto IFR Ignore Abort MSG3 MSG2 MSG1 MSG0 Auto IFR without CRC Byte Programming the J1850 Configuration Jcfg RegisterNBF IFR3 4XM Txbrk Rxpol PRE1 PRE0 NBF PRE1 PRE0 Programming the J1850 Delay Compensation Jdly Register 18. J1850 Delay Jdly Register Jstat Programming the J1850 Status Jstat Register Msgrx Msgtx Minimum Hardware Considerations Page Minimum Hardware Considerations Identifying the Reset Source Design Considerations for 8XC196LA, LB, and LD Special Operating Modes Page Chapter Special Operating Modes Entering and Exiting Once Mode 10-3 Page Programming Nonvolatile Memory Page Signature Word and Programming Voltage Values Programming the Nonvolatile MemorySignature Word and Programming Voltage Values Otprom Address MAP CCB1 Slave Programming Circuit and Address MAPC196LA, LB Otprom Address Map Address Range Description Hex Description Address Comments Serial Port Programming Circuit Serial Port Programming Circuit and Address MAP Do not address Serial Port Programming Mode Address MapDescription Address Range A000-FFFFHPage Signal Descriptions Page Functional Groupings of Signals Appendix a Signal Descriptions Table A-1 C196LA Signals Arranged by Functional Categories Signal Descriptions Table A-2 C196LB Signals Arranged by Functional Categories Figure A-2 C196LB 52-pin Plcc Package Bus Control & Status Table A-3 C196LD Signals Arranged by Functional CategoriesInput Name Pin Input/Output Cont’d Name Pin Default Conditions Signals Functions Table A-5 C196LA, LB Default Signal ConditionsPort Alternate During RESET# Upon RESET# Power Table A-6 C196LD Default Signal Conditions Page Glossary Page BIT GlossaryALU Byte ESD DOUBLE-WORDEPA Integer FET LSW ISRLONG-INTEGER LSB MSW MSB PIC PIH PLL Ptscb PSWPTS Ralu QUAD-WORD SHORT-INTEGER SARSFR Uart Word VPWWDT Index Page Clkout Index Index-2