Manuals / Intel / Computer Equipment / Computer Hardware

Intel MultiProcessor manual Introduction, Goals

Models: MultiProcessor

1 97

Download 97 pages 61.7 Kb

Page 11

1 Introduction

1 Introduction

The MultiProcessor Specification, hereafter known as the “MP specification,” defines an enhancement to the standard to which PC manufacturers design DOS-compatible systems. MP-capable operating systems will be able to run without special customization on multiprocessor systems that comply with this specification. End users who purchase a compliant multiprocessor system will be able to run their choice of operating systems.

The MP specification covers PC/AT-compatible MP platform designs based on Intel processor architectures and Advanced Programmable Interrupt Controller (APIC) architectures. The term “PC/AT-compatible” here refers to the software-visible components of the PC/AT, not to hardware features, such as the bus implementation, that are not visible to software. An implementation of this specification may incorporate one or more industry standard buses, such as ISA, EISA, MCA, PCI, or other OEM-specific buses.

1.1 Goals

The intent of this specification is to establish an MP Platform interface standard that extends the performance of the existing PC/AT platform beyond the traditional single processor limit, while maintaining 100% PC/AT binary compatibility.

The ultimate goal is to enable scalable, high-end workstations and enterprise server systems that provide computer users with superior price/performance and have the ability to execute all existing AT binaries, as well as MP-ready software packages on shrink-wrapped MP operating systems. Figure 1-1 shows that at the heart of the specification are the data structures that define the configuration of the MP system. The BIOS constructs the MP configuration data structures, presenting the hardware in a known format to the standard device drivers or to the hardware abstraction layer of the operating system. The specification details default hardware configurations, and, for added flexibility, outlines extensions to the standard BIOS.

	OPERATING SYSTEM
	DRIVER/
	HARDWARE
	ABSTRACTION LAYER
MP BIOS	MP
	MP
	CONFIGURATION
	DATA
	STRUCTURES
	HARDWARE

Figure 1-1. Conceptual Overview

Version 1.4

1-1

Image 11

Intel MultiProcessor manual Introduction, Goals

Contents

Version MultiProcessor SpecificationIntel Corporation Literature Center P.O. Box Date Revision HistoryRevision Revision HistoryPage Chapter 2 System Overview Table of ContentsChapter 3 Hardware Specification Chapter 1 IntroductionChapter 5 Default Configurations Chapter 4 MP Configuration TableAppendix E Errata Glossary Appendix A System BIOS Programming GuidelinesAppendix C System Compliance Checklist Tables FiguresExamples Page 1.1 Goals 1 Introduction1.3Scope 1.2 Features of the SpecificationIS EXPECTED TO REMAIN CONSTANT 1.4 Target Audience1.5Organization of This Document IN THE RESERVED FIELDS 1.6 Conventions Used in This Document1.7 For More Information Version 2 System Overview2.1.1System Processors 2.1 Hardware Overview2.1.2Advanced Programmable Interrupt Controller Figure 2-2.APIC Configuration2.1.4I/O Expansion Bus 2.1.3System Memory2.3 Operating System Overview 2.2 BIOS OverviewPage 3.1 System Memory Configuration 3 Hardware SpecificationFigure 3-1.System Memory Address Map 3.2 System Memory Cacheability and ShareabilityShared by All Hardware SpecificationTable 3-1.Memory Cacheability Map Addresses3.4Locking 3.3 External Cache Subsystem3.6.1APIC Architecture 3.5 Posted Memory Write3.6 Multiprocessor Interrupt Control 3.6.2Interrupt Modes Version 3.6.2.1PIC ModeFigure 3-2.PIC Mode Figure 3-3.Virtual Wire Mode via Local APIC 3.6.2.2Virtual Wire Mode3-10 Figure 3-4.Virtual Wire Mode via I/O APICFigure 3-5.Symmetric I/O Mode 3.6.2.3Symmetric I/O Mode3.6.5APIC Memory Mapping 3.6.4Floating Point Exception Interrupt3.6.6APIC Identification 3.6.7APIC Interval Timers3.6.8Multiple I/O APIC Configurations 3.7.1System-wideRESET 3.7 RESET Support3-15 3.7.2System-wideINIT3.7.3Processor-specificINIT Version3.8 System Initial State 3.9 Support for Fault-resilientBootingFigure 4-1.MP Configuration Data Structures 4 MP Configuration TableThe following two data structures are used Table 4-1.MP Floating Pointer Structure Fields 4.1MP Floating Pointer StructureFigure 4-2.MP Floating Pointer Structure Field MultiProcessor SpecificationOffset Length1CH 10H 4.2MP Configuration Table HeaderFigure 4-3.MP Configuration Table Header ENTRY TYPE 4.3BaseMP Configuration Table EntriesFigure 4-4.Processor Entry Table 4-3. BaseMP Configuration TableEntry Types4.3.1Processor Entries Table 4-4.Processor Entry Fields Model Table 4-6.Feature Flags from CPUID InstructionMP Configuration Table FamilyFigure 4-5.Bus Entry Table 4-7.Bus Entry Fields 4.3.2 Bus EntriesDescription MP Configuration TableTable 4-8.Bus Type String Values Bus Type StringTable 4-9.I/O APIC Entry Fields 4.3.3 I/O APIC Entries4.3.4 I/O Interrupt Assignment Entries I/O APIC Entry4-13 Figure 4-7.I/O Interrupt EntryVersion Table 4-10.I/O Interrupt Entry Fields Figure 4-8.Local Interrupt Entry 4.3.5Local Interrupt Assignment EntriesTable 4-11.Interrupt Type Values Length MultiProcessor SpecificationTable 4-12.Local Interrupt Entry Fields Offset in4.4Extended MP Configuration Table Entries Figure 4-9.System Address Space Entry 4.4.1System Address Space Mapping EntriesField MP Configuration TableOffset LengthSince all device settings must fall within supported System Address Space mapping for a given bus in order to be usable by the operating system, buses that do not support dynamically configurable devices i.e., ISA, EISA should support all possible addresses to that bus Figure 4-11.Bus Hierarchy Descriptor Entry 4.4.2Bus Hierarchy Descriptor EntryField Table 4-15Bus Hierarchy Descriptor Entry FieldsOffset LengthADDRESS MOD Version4-23 PREDEFINED RANGE LISTTable 4-17.Predefined Range Lists 5 Default Configurations Table 5-1.Default Configurations 5.1 Discrete APIC ConfigurationsMARK Default ConfigurationsVersion SHADED AREAS5.2 Integrated APIC Configurations MARK VersionSHADED AREAS B,C EISA BUS SPECIFIC D PCI BUS SPECIFICMultiProcessor Specification 5.3.2Level-triggeredInterrupt Support 5.3.1EISA and IRQ13The 8259A INTR output signal is connected to the LINTIN0 of all local APICs, which makes INTR dynamically routable via software. NMI is connected to the LINTIN1 of all local APICs, which makes NMI dynamically routable via software A.1 BIOS Post Initialization A System BIOS Programming GuidelinesA.2 Controlling the Application Processors A.3 Programming the APIC for Virtual Wire ModeVersion System BIOS Programming GuidelinesA.4 Constructing the MP Configuration Table Version Page B.1 Operating System Boot-up B Operating System Programming GuidelinesB.3 Interrupt Mode Initialization and Handling Example B-1.Universal Start-upAlgorithm B.4 Application Processor StartupB.4.1 USINGINIT IPI B.5 APShutdown Handling B.4.2 USINGSTARTUP IPIB.6.2 Handling TLB Invalidation B.6 Other IPI ApplicationsB.7 Spurious APIC Interrupts B.6.1 Handling Cache FlushVersion B.8 Supporting Unequal ProcessorsPage Condition C System Compliance ChecklistAny NO answer indicates non-compliance Page D.1.1 Variable Interrupt Routing D Multiple I/O APIC Multiple PCI Bus SystemsD.1 Interrupt Routing with Multiple APICs D.1.2 Fixed Interrupt Routing Field Multiple I/O APIC Multiple PCI Bus SystemsOffset LengthPage Version E ErrataSIGNATURE Figure 4-9.System Address Space Entry 4.4.1 System Address Space Mapping EntriesENTRY TYPE space records must also be provided 4.4.2 Bus Hierarchy Descriptor EntryTable 4-15Bus Hierarchy Descriptor Entry Fields Figure 4-11.Bus Hierarchy Descriptor EntryGlossary Glossary-2 Order Number