Intel MultiProcessor manual

MultiProcessor Specification

Table 4-16. Compatibility Bus Address Space Modifier Entry Fields

	Offset	Length
Field	(in	(in bits)	Description
	bytes:bits)

ENTRY TYPE	0	8	Entry type 130 identifies a Compatibility Bus
			Address Space Modifier Entry.

ENTRY LENGTH	1	8	A value of 8 indicates that an entry of this type is
			eight bytes long.

BUS ID	2	8	Bus for address space mappings are to be
			modified. This number corresponds to the BUS
			ID as defined in the base table entry for this bus.

ADDRESS MODIFIER:PR	3:0	1	If this bit is set to one, the address ranges
			specified by PREDEFINED RANGE LIST are to
			be subtracted from the address space
			associated with the bus. If this bit is set to zero,
			the specified address ranges are to be added to
			the address space associated with the bus.

PREDEFINED RANGE LIST	4	32	A number that indicates the list of predefined
			address space ranges that this record will
			modify for the bus.

PREDEFINED RANGE LIST may take one of the values from Table 4-17. The value of PREDEFINED RANGE LIST indicates the set of address ranges that are to be either added to or subtracted from the address range associated with the BUS ID.

Table 4-17. Predefined Range Lists

List	Value	Address Ranges
ISA Compatible I/O Range	0	X100-X3FF
		X500-X7FF
		X900-XBFF
		XD00-XFFF

VGA Compatible I/O Range	1	X3B0 - X3BB
		X3C0 - X3DF
		X7B0 - X7BB
		X7C0 - X7DF
		XBB0 - XBBB
		XBC0 - XBDF
		XFB0 - XFBB
		XFC0 - XFDF

All addresses in Table 4-17 are in hexadecimal notation. In each case the X represents any hexadecimal digit, 0-F. As a result, the ISA Compatible I/O Range describes 64 distinct ranges.

4-24	Version 1.4

Image 60

Intel MultiProcessor manual Compatibility Bus Address Space Modifier Entry Fields

Contents

MultiProcessor Specification Copyright 1993-1997. Intel Corporation, All Rights Reserved Revision History Revision Revision History DatePage Table of Contents MP Configuration Table Default ConfigurationsContents Appendix a System Bios Programming Guidelines Appendix B Operating System Programming GuidelinesAppendix E Errata Glossary Figures Tables Examples Page Goals Conceptual Overview Features of the Specification MultiProcessor SpecificationScope Target Audience Organization of This DocumentDocument Organization Introduction Conventions Used in This Document For More Information System Overview Hardware Overview System Processors Advanced Programmable Interrupt Controller System Overview System Memory 4 I/O Expansion Bus Bios Overview Operating System OverviewPage Hardware Specification System Memory Configuration System Memory Cacheability and Shareability System Memory Address Map Hardware Specification Memory Cacheability Map External Cache Subsystem Locking Posted Memory Write Multiprocessor Interrupt ControlApic Architecture Interrupt Modes Apic Versions PIC Mode PIC Mode Virtual Wire Mode Virtual Wire Mode via Local Apic Virtual Wire Mode via I/O Apic Symmetric I/O Mode Symmetric I/O Mode Assignment of System Interrupts to the Apic Local Unit Floating Point Exception InterruptApic Memory Mapping Apic Interval Timers Apic Identification Reset Support System-wide Reset System-wide Init Processor-specific Init Support for Fault-resilient Booting System Initial State MP Configuration Table MultiProcessor Specification MP Configuration Table MP Floating Pointer StructureOffset Length Field Bytesbits in bits Description MP Feature Offset Length Field Bytesbits Bits DescriptionInformation Byte Information Bytes MP Configuration Table Header MP Configuration Table Header Base MP Configuration Table Entries MP Configuration Table Header FieldsOffset Length Field Bytes Bits Description Base MP Configuration Table Entry Types Processor EntriesLength Entry Description Entry Type Code Bytes Comments Apic Processor Entry Fields Feature Flags from Cpuid Instruction Intel486 and Pentium Processor SignaturesFamily Model Stepping a Description Bit Name Description Comments Bus Entries BUS IDBUS Type String Bus Type String Values Bus Type String Description 3 I/O Apic Entries 4 I/O Interrupt Assignment EntriesApic Entry I/O Apic Entry Fields I/O Interrupt Entry 10. I/O Interrupt Entry Fields Local Interrupt Assignment Entries 11. Interrupt Type ValuesInterrupt Type Description Comments 12. Local Interrupt Entry Fields Destination Local Apic IDDestination Local Apic LINTIN# Extended MP Configuration Table Entries System Address Space Mapping Entries 14. System Address Space Mapping Entry Fields 10. Example System with Multiple Bus Types and Bridge Types Bus Hierarchy Descriptor Entry Compatibility Bus Address Space Modifier Entry 12. Compatibility Bus Address Space Modifier Entry 16. Compatibility Bus Address Space Modifier Entry Fields Default Configurations Discrete Apic Configurations Default ConfigurationsDefault Number Bus Config Code CPUs Type Variant Schematic Default Configuration for Discrete Apic Default Configurations Integrated Apic Configurations Default Configuration for Integrated Apic Default Configuration Interrupt Assignments Config INTINx CommentsAssignment of I/O Interrupts to the Apic I/O Unit First I/O All Local APICs Config LINTINx Comments Assignment of System Interrupts to the Apic Local UnitEisa and IRQ13 Level-triggered Interrupt Support MultiProcessor Specification System Bios Programming Guidelines Bios Post Initialization Programming the Apic for Virtual Wire Mode Controlling the Application Processors Example A-1. Programming Local Apic for Virtual Wire Mode System Bios Programming Guidelines Constructing the MP Configuration Table NMI System Bios Programming Guidelines Page Operating System Boot-up Operating System Programming Guidelines Operating System Booting and Self-configuration Interrupt Mode Initialization and Handling Application Processor Startup Operating System Programming Guidelines Using Init IPI Using Startup IPI AP Shutdown Handling Other IPI Applications Spurious Apic InterruptsHandling Cache Flush Handling TLB Invalidation Supporting Unequal Processors Page System Compliance Checklist Page Interrupt Routing with Multiple APICs Variable Interrupt Routing Fixed Interrupt Routing Bus Entries in Systems with More Than One PCI Bus I/O Interrupt Assignment Entries for PCI DevicesMultiple I/O Apic Multiple PCI Bus Systems INTD#Page Errata 126 System Address Space Mapping Entries System Address Space Entry 14. System Address Space Mapping Entry Fields Entry LengthAddress Type Address Base Bus Hierarchy Descriptor Entry Space records must also be provided BUS Informationsd Parent BUS Glossary Glossary-2 Order Number