|
|
|
|
|
| 10/100 | |
|
|
|
|
|
|
| Datasheet |
|
|
|
|
|
|
|
|
PIN NO. |
| NAME | SYMBOL |
| BUFFER |
| DESCRIPTION |
|
|
|
| ||||
|
|
| TYPE |
| |||
TQFP | QFP |
|
| ||||
|
|
|
|
| |||
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
125 | 127 | Receive Data | RX_DV |
| I with |
| Input from MII PHY. Envelope of data |
|
| Valid |
|
| pulldown |
| valid reception. Used for receive data |
|
|
|
|
|
|
| framing. |
|
|
|
|
|
|
|
|
112 | 114 | Collision Detect | COL100 |
| I with |
| Input from MII PHY. Collision detection |
|
| 100 Mbps |
|
| pulldown |
| input. |
|
|
|
|
|
|
|
|
Transmit Data | TXD3- |
| O12 |
| Outputs. Transmit Data nibble to MII | ||
|
|
| TXD0 |
|
|
| PHY. |
|
|
|
|
|
|
|
|
109 | 111 | Transmit Clock | TX25 |
| I with |
| Input. Transmit clock input from MII. |
|
|
|
|
| pullup |
| Nibble rate clock (25MHz for 100Mbps & |
|
|
|
|
|
|
| 2.5MHz for 10Mbps). |
|
|
|
|
|
|
|
|
118 | 120 | Receive Clock | RX25 |
| I with |
| Input. Receive clock input from MII PHY. |
|
|
|
|
| pullup |
| Nibble rate clock. (25MHz for 100Mbps & |
|
|
|
|
|
|
| 2.5MHz for 10Mbps). |
|
|
|
|
|
|
|
|
Receive Data | RXD3- |
| I with |
| Inputs. Received Data nibble from MII | ||
|
|
| RXD0 |
| pullup |
| PHY. |
|
|
|
|
|
|
|
|
25 | 27 | Management | MDI |
| I with |
| MII management data input. |
|
| Data Input |
|
| pulldown |
|
|
|
|
|
|
|
|
|
|
26 | 28 | Management | MDO |
| O4 |
| MII management data output. |
|
| Data Output |
|
|
|
|
|
|
|
|
|
|
|
|
|
27 | 29 | Management | MCLK |
| O4 |
| MII management clock. |
|
| Clock |
|
|
|
|
|
|
|
|
|
|
|
|
|
126 | 128 | Receive Error | RX_ER |
| I with |
| Input. Indicates a code error detected by |
|
|
|
|
| pulldown |
| PHY. Used by the LAN91C111 to discard |
|
|
|
|
|
|
| the packet being received. The error |
|
|
|
|
|
|
| indication reported for this event is the |
|
|
|
|
|
|
| same as a bad CRC (Receive Status |
|
|
|
|
|
|
| Word bit 13). |
|
|
|
|
|
|
|
|
2 | 4 | nChip Select | nCSOUT |
| O4 |
| Output. Chip Select provided for |
|
| Output |
|
|
|
| mapping of PHY functions into |
|
|
|
|
|
|
| LAN91C111 decoded space. Active on |
|
|
|
|
|
|
| accesses to LAN91C111’s eight lower |
|
|
|
|
|
|
| addresses when the BANK SELECTED is |
|
|
|
|
|
|
| 7. |
|
|
|
|
|
|
|
|
12 | 14 | External | RBIAS |
| NA |
| Transmit Current Set. An external |
|
| Resistor |
|
|
|
| resistor connected between this pin and |
|
|
|
|
|
|
| GND will set the output current for the TP |
|
|
|
|
|
|
| transmit outputs |
|
|
|
|
|
|
|
|
14 | 16 |
| TPO+ |
| O/I |
| Twisted Pair Transmit Output, Positive. |
|
|
|
|
|
|
|
|
15 | 17 |
| TPO- |
| O/I |
| Twisted Pair Transmit Output, Negative |
|
|
|
|
|
|
|
|
17 | 19 |
| TPI+ |
| I/O |
| Twisted Pair Receive Input, Positive |
|
|
|
|
|
|
|
|
18 | 20 |
| TPI- |
| I/O |
| Twisted Pair Receive Input, Negative. |
|
|
|
|
|
|
|
|
22 | 24 |
| nLEDA |
| OD24 |
| PHY LED Output |
|
|
|
|
|
|
|
|
23 | 25 |
| nLEDB |
| OD24 |
| PHY LED Output |
|
|
|
|
|
|
|
|
| Note 5.1 If the EEPROM is enabled. |
|
|
|
| ||
Revision 1.91 |
|
| 18 |
|
| SMSC LAN91C111 REV C |
DATASHEET