Sundance Technology

ST201

PRELIMINARY draft 2

DEBUGCTRL

 

Class

I/O Registers, Control and Status

Base Address

IoBaseAddress register value

Address Offset

0x1a

Access Mode

Read/Write

Width

16 bits

DebugCtrl selects the functions of the GPIO pins. DebugCtrl is cleared by reset.

BIT

0

1

2

3

15..4

BIT NAME

GPIO0Ctrl

GPIO1Ctrl

GPIO0

GPIO1

Reserved

BIT DESCRIPTION

This bit controls the GPIO0 pin. When cleared, GPIO0 pin is an input. When set, GPIO0 pin is an output. This bit is cleared on reset.

This bit controls the GPIO1 pins. When cleared, GPIO1 pin is an input. When set, GPIO1 pin is an output. This bit is cleared on reset.

When read, this bit shows the status values of the GPIO0 pin. When written into, this bit will drive the GPIO0 pin if GPIO0Ctrl is set, and GPIO0 pin functions as an output.

When read, this bit shows the status values of the GPIO1 pin. When written into, this bit will drive the GPIO1 pin if GPIO1Ctrl is set, and GPIO1 pin functions as an output.

Reserved for future use. Should be set to 0.

48

Page 48
Image 48
Sundance Spas ST201 manual Debugctrl, GPIO0 GPIO1