TMS320 SECOND-GENERATION Devices | Texas Instruments specs

TMS320 SECOND-GENERATION DEVICES

SPRS010B Ð MAY 1987 Ð REVISED NOVEMBER 1990

Program

0(0000h)

Interrupts

and Reserved (External)

31(001Fh) 32(0020h )

External

65,535(FFFFh)

0(0000h)

31(001Fh) 32(0020h )

4015(0FAFh)

4016(0FB0h)

4095(0FFFh)

4096(1000h)

65,535(0FFFFh)

Program

Interrupts

and Reserved

(On-Chip

ROM/EPROM)

On-Chip

ROM/EPROM

Reserved

External

0(0000h)

5(0005h)

6(0006h)

95(005Fh) 96(0060h )

127(007Fh)

128(0080h)

511(01FFh)

512(0200h)

767(02FFh)

768(0300h)

1023(03FFh)

1024(0400h)

65,535(0FFFFh)

Data

On-Chip

Memory-Mapped

Registers

Reserved

On-Chip

Block B2

Reserved

On-Chip

Block B0

On-Chip

Block B1

External

Page 0

Pages 1-3

Pages 4-5

Pages 6 -7

Pages 8 -511

If MP/MC = 1 (Microprocessor Mode)

If MP/MC = 0

(Microcomputer Mode on TMS320C25)

Program

(a)Memory Maps After a CNFD Instruction

Program

Data

0(0000h)

31(001Fh) 32(0020h )

65,279(0FEFFh)

65,280(0FF00h)

65,535(0FFFFh)

Interrupts

and Reserved

(External)

External

On-Chip

Block B0

0(0000h)

31(001Fh) 32(0020h )

4015(0FAFh)

4016(0FB0h)

4095(0FFFh)

4096(1000h)

65,279(0FEFFh)

65,280(0FF00h)

65,535(0FFFFh)

Interrupts

and Reserved

(On-Chip

ROM/EPROM)

On-Chip

ROM/EPROM

Reserved

External

On-Chip

Block B0

0(0000h)

5(0005h)

6(0006h)

95(005Fh) 96(0060h )

127(007Fh)

128(0080h)

511(01FFh)

512(0200h)

767(02FFh)

768(0300h)

1023(03FFh)

1024(0400h)

65,535(0FFFFh)

On-Chip

Memory-Mapped

Registers

Reserved

On-Chip

Block B2

Reserved

Does Not

Exist

On-Chip

Block B1

External

Page 0

Pages 1-3

Pages 4-5

Pages 6 -7

Pages 8 -511

If MP/MC = 1 (Microprocessor Mode)

If MP/MC = 0

(Microcomputer Mode on TMS320C25)

(b) Memory Maps After a CNFP Instruction

Figure 1. Memory Maps

8	POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

Image 8

Texas Instruments specifications TMS320 SECOND-GENERATION Devices, Memory Maps

Contents

TMS320 SECOND-GENERATION Digital Signal Processors Description Function PIN Signals DefinitionPGA and PLCC/CER-QUAD PIN Assignments Introduction Key Features TMS32020 Bit-Reversed Indexed-Addressing Mode forMemory Space Wait States for Communication to Slower Off-Chip Architecture TMS320 Second-Generation Device OverviewPackage Type Functional block diagram TMS320C2x SECOND-GENERATION Devices Timer Scaling shifter16 ⋅ 16-bit parallel multiplier Memory control TMS320 SECOND-GENERATION Devices Memory Maps Multiprocessing Interrupts and subroutinesExternal interface Addressing modes Repeat featureInstruction set Instruction set summary Instruction SymbolsSymbol Definition TMS320C25 Instruction Set Summary SUBT² XORXORK² ZAC Apac LPH ²LTA LTP ² Data Memory Operations Mnemonic Description Words TMS320C25 Instruction Set Summary concluded TMS32020 TMS32020 Product Notification Development support Hardware Tools Part Number TMS320 Second-Generation Software and Hardware SupportSoftware Tools Part Number Specification overview Documentation support Parameter Test Conditions MIN TYP§ MAX Unit Recommended operating conditionsMIN NOM MAX Unit External clock option Clock Characteristics and TimingInternal clock option Test Load Circuit Memory and Peripheral Interface Timing Parameter MIN TYP MAX Unit Hold Holda RS, INT, BIO, and XF TimingHold Timing Serial Port Timing TMS320C25GBA INT Clkin / Clkx / ClkrMP/MC IOH Parameter Test Conditions MIN TYP MAX Unit External Clock Option Clkin VOH Min TdC1L-AL Low after CLKOUT1 low Serial Port Timing Eprom Programming See Notes 14VPP IPP1 MP/MC VIL INT0 INT2 VIHCLKIN, CLKX, Clkr Internal Clock Option External clock option CLKOUT1, CLKOUT2 Fcrystal TdC1-S From Clkout if Is present TsuIN Setup before CLKOUT1 high Contrast Summary of Electrical Specifications Clock characteristics and timingParameter MIN TYP MAX Memory and peripheral interface timing RS, INT, BIO, and XF timingHold timing Serial port timing Timing Diagrams Clock timing Ready Memory read timingBR, PS, D S Memory write timing CLKOUT1 CLKOUT2 Strb One wait-state memory access timing MSC Reset timing Iack Interrupt timing TMS32020 Interrupt timing TMS320C25 Serial port receive timing Serial port transmit timing BIO timing External flag timing PC = N PC = N + Hold timing part a HoldHolda Execute Holda Fetch Hold timing part BCLKOUT1 CLKOUT2 Fetch Execute Or is D15-D0 TdHH-AH Typical Supply Current Characteristics for TMS320C25 TMS320C25FNL Plcc reflow soldering precautions Parameter MAX Unit Mechanical DataPin GB grid array ceramic package TMS32020, TMS320C25 Advance Jedec NO. Outline Terminals MIN MAX Programming the TMS320E25 Eprom cell Fast programming and verification Pin Nomenclature TMS320E25 VCCEPT EPT VPP TMS320E25 Programming Mode Levels SignalProgram Read Output Name ² PIN Verify Inhibit Disable Erasure Fast Programming Flowchart Program verify ROM protection and verification Output disableRead TMS320E25 Protect and Verify Eprom Mode Levels Eprom protectVIH VIL PGM VPP VCC VSS Clkin EPT VPP Eprom Rbit VIH VIL VPP VCC VCC VIH VIL PGM VIH/VOH HI-Z VIL/VOL VPP EPT VSS TMS320 SECOND-GENERATION NIL Packaging Information Other Qualified Versions of TMS320C25 Important Notice