Troubleshooting
Table A-1 POST code checkpoints (continued)
Checkpoint | Description | Solution | ||
|
|
| ||
85 | Display errors to the user and get the | Handle the fault according to the | ||
| user response for errors. | prompts displayed on the terminal. | ||
|
|
|
| |
8C | Initialize late POST chipset registers. | 1. | Restart the | |
|
| 2. | Replace the | |
8D | Build ACPI tables (if ACPI is supported). | |||
|
| |||
|
|
|
| |
8E | Program peripheral parameters. Enable |
|
| |
| or disable NMI as selected. |
|
| |
|
|
|
| |
90 | Initialize late POST of system |
|
| |
| management terminal. |
|
| |
|
|
|
| |
A1 | Perform | 1. | Restart the | |
| booting to the OS. | 2. | Replace the | |
|
| |||
A2 | Take care of runtime image preparation |
|
| |
| for different BIOS modules. Initialize the |
|
| |
| IRQ routing table. Prepare the runtime |
|
| |
| language module. Disable the system |
|
| |
| configuration display if needed. |
|
| |
|
|
|
| |
A4 | Prepare the runtime language module. |
|
| |
|
|
|
| |
A7 | Display the system configuration screen |
|
| |
| if enabled. Initialize the CPU's system |
|
| |
| configuration screen before booting, |
|
| |
| which includes the programming of the |
|
| |
| MTRR's. |
|
| |
|
|
|
| |
A8 | Prepare CPU for OS booting, including | 1. | Restart the | |
| final MTRR values. | 2. | Replace the CPU. | |
|
| |||
|
| 3. | Replace the | |
|
|
|
| |
AC | End POST initialization of chipset | 1. | Restart the | |
| registers. | 2. | Replace the | |
|
| |||
|
|
|
|
A.14 DIM Code Checkpoints
The device initialization manager (DIM) gets control at various time during BIOS POST to initialize different system buses.
| 115 |