Manuals / Motorola / Computer Equipment / Laptop

Motorola CPCI-6020 manual Jumper Settings, Flash Bank Selection

Models: CPCI-6020

1 168

Page 41

Jumper Settings	Hardware Preparation and Installation

zRemote switch (J19)

zJumpers J7 and J25 are only for factory use

Figure 2-1 Header Locations and Jumper Settings

U18

U19

U31

J18

J19

J17

J21

J20

J24

J22

2.8Jumper Settings

The following sections describe the on-board jumpers and their configurations for the CPCI- 6020. For jumper locations, see Figure 2-1.

2.8.1Flash Bank Selection

The CPCI-6020 contains one bank of 32 MB 16-bit flash memory soldered on-board (Bank A) and 1 MB of 16-bit socketed flash memory (Bank B). Bank A is 64-bits wide and Bank B is 16- bits wide. Bank B contains the on-board debugger and diagnostics, PPCBug.

CPCI-6020 CompactPCI Single Board Computer Installation and Use (6806800A51C)

Page 41

Image 41

Motorola CPCI-6020 manual Jumper Settings, Flash Bank Selection

Contents

CPCI-6020 CompactPCI Single Board Computer Contact Address Contents Contents Controls, LEDs, and ConnectorsContents Firmware Cnfg and ENV Commands Contents List of Tables List of Tables List of Figures List of Figures About this Manual Overview of ContentsAbbreviation Description AbbreviationsAbout this Manual About this Manual Abbreviation Description ConventionsNotation Description BoldPart Number Publication Date Description Summary of ChangesAbout this Manual Notation Description Reader-comments@ecc.mot.com Comments and SuggestionsAbout this Manual EMC Safety NotesSafety Notes Operation InstallationSafety Notes Environment Rear Transition ModuleSafety Notes EMV SicherheitshinweiseSicherheitshinweise Betrieb Installation Umweltschutz Sicherheitshinweise Features FeaturesFeature Description IntroductionBoard Standard Compliances Standard CompliancesIntroductionStandard Compliances CPCI-6020 5E OnlySupported Board Models Ordering InformationOrdering InformationIntroduction Model Number DescriptionIntroduction Board AccessoriesUnpacking and Inspecting the Board Hardware Preparation and InstallationOverview Startup Overview Overview of Start-up ProcedureHardware Preparation and Installation Equipment RequiredHardware Preparation and Installation Environmental and Power RequirementsEquipment Required Environmental RequirementsCore SpecificationsCharacteristics Operating Nonoperating Power Requirements Hardware ConfigurationBaseboard and RTM Power Requirements Thermal RequirementsCPCI-6020 Baseboard Preparation Flash Bank Selection Jumper SettingsJumper Settings Enable/Disable +12 V and -12 V Use Harrier Power Up Configuration HeaderPMC 66 MHz Disable Enable Write-Protect for Entire Flash on Bank a Hardware InstallationRemote Switch Pin # SignalProcedure PMC Module InstallationPMC Module Installation CompactFlash Memory Card Installation Before You Install or Remove a Board Before You Install or Remove a BoardUnderstanding Hot Swap Watch for Bent Pins or Other DamageUse Caution When Installing or Removing Boards Recognize Different Injector/Ejector Lever Types Recognize Different Injector/Ejector Lever TypesVerify Slot Usage Slot Usage IndicatorsPreserve EMI Compliance Card Rail Color Glyph UsageInstalling and Removing a Module Installing and Removing a ModuleInstalling and Removing a Module Removal Procedure Startup and Operation Power-up ProcedureSystem Considerations System ConsiderationsSystem Considerations CPCI-6020 Baseboard Layout Controls, LEDs, and ConnectorsEthernet Connector Pin Assignments Front Panel Connectors and LEDsControls, LEDs, and Connectors Pin SignalFront Panel USB ports Front Panel Asynchronous Serial PortCOM1 Pin Assignments USB PortABORT# Switch Connector Pin AssignmentsRESET# Switch CompactPCI Bus ConnectorsJ2 CompactPCI Connector J1 CompactPCI ConnectorCompactPCI Bus Connectors Pin Row a Row B Row C Row D Row EControls, LEDs, and ConnectorsCompactPCI Bus Connectors J3 CompactPCI User I/O Connector CompactPCI User I/O ConnectorSignal Descriptions for the J3 Connector CompactPCI User I/O Connector10 J4 Local PCI Expansion Connector Pinout Signal Description 11 J5 User I/O Connector12 J5 Signal Descriptions Resetl Controls, LEDs, and ConnectorsCompactPCI User I/O ConnectorIntrq Spkrocl13 J8 and J27 Memory Mezzanine Connector Memory Mezzanine ConnectorsMemory Mezzanine ConnectorsControls, LEDs, and Connectors Pin Pin Name14 PMC Connector J11 Pin Assignments PCI Mezzanine Card PMC ConnectorsFRAME# GND IRDY# DEVSEL# LOCK# SDONE# SBO# PAR VIO 15 J12 PMC Connector J12 Pin AssignmentsTRST# TMS TDO TDI GND Pcirsvd Motrsvd RST# Motrsvd16 PMC Connector J13 Pin Assignments GND GND a 17 PMC Connector J14 Pin Assignments18 J17 Lock Down Flash Enable Jumper Lock Down Flash Enable JumperControls, LEDs, and ConnectorsLock Down Flash Enable Jumper WPL GNDFlash Write Protect Enable Jumper PMC 66 Mhz Disable JumperRemote Switch Connector Xport Flash Bank Select Header Harrier Power Up ConfigurationRISCWatch Header 23 J24 Xport Flash Bank Select HeaderMictor Debug ConnectorControls, LEDs, and Connectors Mictor Debug Connector25 J28 Debug Connector PD0 PD1 PD2 PD3 PD4 PD5 PD6 PD7 PD8 PD9 Controls, LEDs, and ConnectorsMictor Debug ConnectorPDPAR2 PDPAR3 PDPAR0 PDPAR1PDPAR4 PDPAR5 PDPAR6 PDPAR7TT1 TSIZ1 TT0 TSIZ0TT2 TSIZ2 TT3SRESET0DL Qackl Hresetl NaprunHresetl Cputdo CPUREQ1L INT0LMictor Debug Connector Functional Description Functional Description Block DiagramLocal PCI Bus Resources Local PCI Bus ResourcesPCI Bus a Resources ISA Bridge, Including Eide Function PCI Bus B Resources PCI Bus B ResourcesPMC Slot Secondary Ethernet Channel Special Function Processor PMC PinsPrPMC Signal Pin Number Support Harrier System Memory Controller and PCI Host Bridge Asic Processor Bus ResourcesProcessor 2 L2 CacheDual Harrier Assignments Harrier Power-Up ConfigurationHarrier Power-Up Configuration Settings Harrier Power-Up ConfigurationFunctional Description ECC Memory Bus Resources Debug ConnectorPPC Bus Arbitration Harrier a Memory BusHarrier B Memory Bus Harrier Xport Resources3 RAM500 Memory Mezzanine Expansion Sdram Memory Mezzanine Size OptionsHarrier A, Channel 1 Socketed Bank B Flash Harrier A, Channel 0 Onboard Bank a FlashHarrier A, Channel 2 NVRAM, RTC, External Register Set Harrier A, ChannelWatchdog Timers 3 32-Bit TimersOther Harrier Resources 1 I2C Bus Resources Serial EepromMiscellaneous Control and Status Other Board ResourcesClock Generator PPC to PCI Clock RatiosOnboard Power Supplies Onboard Power SuppliesBoard Reset Logic Local Processo Harrier Reset Sources and Devices AffectedCompactPCI Device Affected Devices BusFront Panel Resources Soft ResetABORT# and RESET# Switches High Availability Support Hot Swap SupportOn-Board LEDs HSC Bridge Board InterfaceSecondary Bus Arbitration Local CompactPCI Bus InterfaceSecondary Bus Tri-Stating System Slot Hot SwapEthernet Interface Eide InterfacePMC Interface Module PIM Functional Description Eide InterfaceAsynchronous Serial Ports 19 I/O Signal Multiplexing IomuxSynchronous Serial Ports Asynchronous Serial PortsMxdo From CPCI-6020 Mxdi From CPCI-6020-MCPTM-01 Multiplexing Sequence of the Iomx FunctionTM4 RI4Serial Interface Modules SIM Serial Interface Modules SIM104 PMC Interface Module Form FactorHost I/O Connector PMC Interface ConnectorSpeaker Port Floppy Disk Port106 PPCBug Basics FirmwarePPCBug Overview PPCBug Implementation Memory RequirementsMPU, Hardware and Firmware Initialization FirmwareMPU, Hardware and Firmware Initialization Debugger Commands Using PPCBugFirmware Using PPCBug 110Command Description Debugger CommandsDebugger Commands 112 FirmwareDebugger CommandsDebugger CommandsFirmware FirmwareDiagnostic Tests Diagnostic TestsCommand Description Write Loop 114Test Set Description Diagnostic Test GroupsDiagnostic Tests 116 RAM500 Description RAM500 Memory Expansion ModuleRAM500 Sdram Memory Size Options RAM500 Module InstallationRAM500 Memory Expansion Module 118Srom RAM500 Feature SummaryFeatures Bottom Side Memory Expansion Connector P1 RAM500 ConnectorsRAM500 Bottom Side Connector P1 Pin Assignments Host Clock LogicDQ08 DQ09 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 122 CKD00 CKD01 CKD02 CKD03 CKD04 CKD05CKD06 CKD07 BA1 BA0 Top Side Memory Expansion Connector J1 Top Side Memory Expansion Connector J1RAM500 Top Side Connector J1 Pin Assignments DQMB1 CSE0LSDA A1SPD MEZZ2LRAM500 Programming IssuesRAM500 Memory Expansion Module RAM500 Programming IssuesGND SDRAMCLK3 SDRAMCLK4126 General Description Transition Module Preparation and Installation128 Transition Module Preparation and InstallationComponent Layout Component Layout130 Rear Panel ConnectorsPreparing the Transition Module Unpacking and Inspecting the RTMSerial Ports 1 Unpacking and Inspecting the RTMSIM Model Numbers Serial Ports 3Interface Model NumberSerial Interface Module Circuitry Serial Interface Module Circuitry134 Port Configuration Port Configuration136 Installing the SIMsInstalling the SIMs 138 Installing the PIMInstalling the PIM 140 Installing and Removing the Transition ModuleRear Transition Module Connectors/Headers Connectors and CablesConnectors and Cables Type Number DescriptionPLD Jtag Rear Transition Module CablesPart Number Description MCPTM-01PMC I/O Module Connector CompactPCI ConnectorsPMC I/O Module Host I/O Connector Pin Assignments Connector Pin AssignmentsIN2RI PMC I/O Module PMC I/O Connector Pin AssignmentsOutrts Outrxd Outtxd I2CCLK I2CDAT 144PMC I/O Module PMC I/O Connector Pin Assignments 4 COM1 Connector 3 10BaseT/100BaseTx Connectors10BaseT/100BaseTx Connector Pin Assignments COM1 Connector Pin AssignmentsEide Header 5 COM2 HeaderCOM2 Header Pin Assignments Eide Header Pin Assignments11 +5Vdc Power Connector 8 +5VDC Power ConnectorFloppy Port Header 10 Floppy Header Pin Assignments12 Keyboard/Mouse Connector Pin Assignments Keyboard/Mouse Connector13 Sync/Async Serial Connector Pin Assignments Keyboard/Mouse Connector150 14 Speaker Output Connector Pin AssignmentsSpeaker Output Header Detail Value Cnfg and ENV CommandsCnfg Configure Board Information Cnfg and ENV Commands Configuring the PPCBug ParametersENV Set Environment 152Probe System for Supported I/O Controllers Y/N = Y? Configuring the PPCBug Parameters154 Nvram Bootlist GEV.fw-boot-path Boot Enable Y/N = N?ROM Boot Enable Y/N = N? 156 Watchdog shutdown at board reset Y/N = N? 158 Memory Size Enable Y/N = Y?Serial Startup Code Master Enable Y/N = N? 160 Embedded Communications Computing Documents Related DocumentationManufacturers’ Documents Table A-1 Embedded Communications Computing DocumentsTable A-3 Related Specifications Related SpecificationsNumber or Search Related SpecificationsRelated DocumentationDocument Title and Source Term MPR-PPC-RPU-02164 Related DocumentationIndex Symbols166 167 168