Motorola MVME172 manual Lanc

IndustryPack addressing 4-46error reporting 4-8ID 1-45Iinterface 4-1

Interface Controller ASIC (IP2 chip) 4-1,1-2

initialization 5-37interrupt

acknowledge map 1-46base vectors 2-96

control register, VMEchip2 2-102counter, DMAC 2-63

interrupt handler

routine, how to set up B-3VMEbus 2-16VMEchip2 2-18

Interrupt Level Register 4 (bits 0-7)2-96interrupt sources, VMEchip2 2-18interrupt status bit 2-78

Interrupt Vector Base Register 3-13interrupt vector base register encoding and

priority 3-14interrupt vectors 1-47interrupter, VMEbus 2-62interrupts

broadcast 2-15, 2-16edge-sensitive 2-75hardware-vectored 1-47how to use B-1

IP2 chip 4-8masked 2-97

introduction

interrupts, MVME172 B-1IP2 chip 4-1

MC2 chip 3-1MCECC chip 5-1MVME172 1-1VMEchip2 2-1

IP Clock Register, IP2 chip 4-28IP RESET Register, IP2 chip 4-30IP to local bus data routing 4-52

IP_a/IP_ab Memory Base Address Registers 4-20

IP_b Memory Base Address Registers 4-20IP_c/IP_cd Memory Base Address Registers

4-21

IP_d Memory Base Address Registers 4-21IP2 chip 4-1

Control and Status Registers memory map 1-29

features 4-1

functional description 4-2introduction 4-1

IP to local bus data routing 4-52

local bus to IndustryPack addressing 4-46

overall memory map 1-28, 4-9programming model 4-10

IRQ0, IRQ1 Interrupt Control Registers, IP2 chip 4-23

IRQ1 edge-sensitive interrupter 2-19IRQ7-1interrupters 2-19

L

LAN interface 3-3

LTO error 1-55off-board error 1-55parity error 1-54

LANC

bus error 3-4

Bus Error Interrupt Control Register 3-32

Error Status Register 3-30interrupt 3-5

LCSR, VMEchip2 2-20base address 2-20memory map 2-22programming model 2-20

LED, VME 2-100

light- emitting diodes (LEDs) 1-4LM/SIG Register, VMEchip2 2-105local BERR* 1-48

I

N D E X

http://www.mcg.mot.com/literature IN-5