Manuals / Motorola / Computer Equipment / Network Card

Motorola MVME172 manual Software Interrupt Set Register bits

Models: MVME172

1 354

Download 354 pages 60.32 Kb

Page 164

2

VMEchip2

Software Interrupt Set Register (bits 8-15)

	ADR/SIZ			$FFF40070 (8 bits of 32)

	BIT	15	14	13	12	11	10	9	8

	NAME	SSW7	SSW6	SSW5	SSW4	SSW3	SSW2	SSW1	SSW0

	OPER	S	S	S	S	S	S	S	S

	RESET	0 PSL	0 PSL	0 PSL	0 PSL	0 PSL	0 PSL	0 PSL	0 PSL

		This register is used to set the software interrupts. An interrupt is set by
		writing a one to it. The software interrupt set bits are:
		SSW0	Set software 0 interrupt.
		SSW1	Set software 1 interrupt.
		SSW2	Set software 2 interrupt.
		SSW3	Set software 3 interrupt.
		SSW4	Set software 4 interrupt.
		SSW5	Set software 5 interrupt.
		SSW6	Set software 6 interrupt.
		SSW7	Set software 7 interrupt.
Interrupt Clear Register (bits 24-31)

	ADR/SIZ			$FFF40074 (8 bits of 32)
	BIT	31	30	29	28	27	26	25	24

	NAME	CACF	CAB	CSYSF	CMWP	CPE	CVI1E	CTIC2	CTIC1

	OPER	C	C	C	C	C	C	C	C

	RESET	0 PSL	0 PSL	0 PSL	0 PSL	0 PSL	0 PSL	0 PSL	0 PSL

		This register is used to clear the edge-sensitive interrupts. An interrupt is
		cleared by writing a one to its clear bit. The clear bits are defined below.
		CTIC1	Clear tick timer 1 interrupt.
		CTIC2	Clear tick timer 2 interrupt.

2-86	Computer Group Literature Center Web Site

Image 164

Motorola MVME172 manual Software Interrupt Set Register bits

Contents

MVME172 VME Embedded Controller Programmer’s Reference GuideRestricted Rights Legend Preface Recent Updates Page Page Contents VMEchip2 Page Page MC2 Chip Xii IP2 Chip Chapter Mcecc Index Figures Xvii Xviii Introduction OverviewBoard Description and Memory Maps MVME172 Features Summary Requirements Fuses LAN power SCON, LAN, Fuse LAN powerFeature 200/300-Series No-VMEbus-Interface Option Block DiagramsFunctional Description 300-Series MVME172 Block Diagram Block Diagram 500-Series MVME172Redundant Functions in the VMEchip2 and MC2 Chip VMEchip2 MC2 Chip Address Bit #Memory Maps VMEbus Interface and VMEchip2Local Bus Memory Map Normal Address Range300-Series MVME172 Local Bus Memory Map Memory Maps Devices Port Software Address Range Cache Accessed Width Inhibit500-Series MVME172 Local Bus Memory Map Memory Maps Address Range Devices Accessed Port Size Width 300-Series MVME172 Local I/O Devices Memory Map$FFFBC000 $FFFBC01F $FFFBC800 $FFFBC81F Memory Maps 500-Series MVME172 Local I/O Devices Memory Map Address Range Device Port Size Width2KB $FFFBC800 $FFFBC81F Board Description and Memory Maps Detailed I/O Memory Maps Tables 1-7 through 1-17 give the detailed memory maps forVMEchip2 Memory Map Sheet 1 OffsetThis sheet begins on facing VMEchip2 Memory Map Sheet 2 PRECompare Register Counter Overflow VMEchip2 Memory Map Sheet 3 Offsets Bit NumbersOffset D31-D24 D23-D16 D15-D8 D7-D0 MC2 Chip Register MapMC2 Chip Base Address = $FFF42000 IP2 Chip Overall Memory Map Address Range Selected Device Port Width Size10. IP2 Chip Memory Map Control and Status Registers IP2 Chip Base Address = $FFFBC000DMA Dlbe Chani TBL $51 DMAc INT Dlbe Ipend Chani TBL Ipto Done 11. Mcecc Internal Register Memory Map Mcecc Base Address = $FFF43000 1st $FFF43100 2ndName D31 D30 D29 D28 D27 D26 D25 D24 12. Z85230 SCC Register Addresses Z85230 SCC Register Address13 CA Ethernet LAN Memory Map 14 C710 Scsi Memory Map Address Range Description Size Bytes BBRAM/TOD Clock Memory Map15. MK48T58 BBRAM/TOD Clock Memory Map 16. Bbram Configuration Area Memory Map Local Scsi IDAddress Data Bits Function 17. TOD Clock Memory MapFT = Frequency Test x = Must be set to Ecc1memserial 12 characters are followed by four blanks 3992B03A VMEbus Memory Map Interrupt Acknowledge MapVMEbus Accesses to the Local Bus Software Support ConsiderationsInterrupts VMEbus Short I/O Memory MapLocal Bus Time-out Cache CoherencySources of Local Berr VMEbus Access Time-out Local Dram Parity ErrorBus Error Processing VMEbus BerrDescription of Error Conditions on the MVME172 MPU Parity ErrorMPU Local Bus Time-out MPU Off-board ErrorMPU TEA Cause Unidentified Dmac VMEbus Error Dmac Parity ErrorDmac Off-board Error Dmac LTO ErrorLAN Parity Error Dmac TEA Cause UnidentifiedLAN Off-Board Error LAN LTO ErrorScsi LTO Error Scsi Parity ErrorScsi Off-Board Error Example of the Proper Use of Bus Timers MVME172 MC68060 Indivisible Cycles Illegal Access to IP Modules from External VMEbus Masters Page Summary of Major Features VMEchip2VMEchip2 Introduction Functional Blocks Local Bus to VMEbus InterfaceVMEchip2 Block Diagram VMEchip2 Local Bus to VMEbus Requester VMEchip2 VMEbus to Local Bus Interface Functional BlocksLocal Bus to VMEbus DMA Controller Functional Blocks No Address Increment DMA Transfers Dmac VMEbus Requester Tick and Watchdog Timers PrescalerTick Timers Watchdog TimerVMEbus Interrupter Bus Timer VMEbus System ControllerArbiter Iack Daisy-Chain DriverReset Driver Local Bus Interrupter and Interrupt HandlerFunctional Blocks Lcsr Programming Model Global Control and Status RegistersSummary of the Lcsr is shown in Table VMEchip2 Memory Map Lcsr Summary Sheet 1 IO2 IO1 VMEchip2 Memory Map Lcsr Summary Sheet 2 IRQ7 IRQ6 IRQ5 Programming the VMEbus Slave Map Decoders Lcsr Programming Model VMEbus Slave Ending Address Register VMEbus Slave Starting Address RegisterVMEbus Slave Address Translation Address Offset Register VMEbus Slave Address Translation Select Register Segment Address Translation Size Select Value$FFF4000C 16 bits SNP2 VMEbus Slave Write Post and Snoop Control RegisterWP2 VMEbus Slave Address Modifier Select Register DATPGM BLKSUP A32USR ADDER1 WP1SNP1 When this bit is high, the first map decoder responds to Block access cyclesA24 access cycles CyclesA32 access cycles VMEbus supervisory access cycles. When this bit is lowProgramming the Local Bus to VMEbus Map Decoders Bit is low, the first map decoder does not respond toVMEchip2 Local Bus Slave VMEbus Master Ending Address Register Local Bus Slave VMEbus Master Starting Address Register $FFF4001C 16 bits $FFF40024 16 bits Local Bus Slave VMEbus Master Attribute Register D16Segment defined by map decoder 3. When this bit is Decoder 3. Because the local bus to VMEbus interfaceSegment defined by map decoder 2. When this bit is Bus map decoderDecoder 2. Since the local bus to VMEbus interface does Not support block transfers, the block transfer addressSegment defined by map decoder 1. When this bit is Decoder 1. Because the local bus to VMEbus interfaceVMEbus Slave Gcsr Group Address Register VMEbus Slave Gcsr Board Address Register Local Bus to VMEbus Enable Control Register EN1EN2 EN3Local Bus to VMEbus I/O Control Register I2WP I2ENProgramming the VMEchip2 DMA Controller Entry Function Dmac Command Table FormatDmac Registers Prom Decoder, Sram and DMA Control Register SramsTblsc ROM0Local Bus to VMEbus Requester Control Register LvreqlLvrwd LvfairDHB RobnDfair DtblDEN DhaltTvme LincVinc SNPVME AM Dmac VMEbus Address Counter Dmac Local Bus Address CounterDmac VMEbus Address Counter Dmac Byte Counter Table Address CounterVMEbus Interrupter Control Register Irql IrqsIrqc IRQ1SVMEbus Interrupter Vector Register MPU Status and DMA Interrupt Count RegisterDmac Status Register DoneVME TBLProgramming the Tick and Watchdog Timers VMEbus Arbiter Time-out Control RegisterVgto Time onLbto VatoPrescaler Control Register Prescaler register = 256 B clock MHzTick timer 1 Compare Register Tick Timer 1 Compare RegisterTick Timer 1 Counter Tick timer 2 Counter Tick Timer 2 Compare RegisterTick Timer 2 Counter Board Control Register Watchdog Timer Control Register Tick Timer 2 Control Register Tick Timer 1 Control Register Prescaler CounterProgramming the Local Bus Interrupter Local Bus Interrupter Summary Interrupt Vector Priority for Simultaneous InterruptsDmac Local Bus Interrupter Status Register bits LM0 LM1SIG0 SIG1SW0 SW1SW2 SW3VME1 VME2VME3 VME4Local Bus Interrupter Enable Register bits ELM0 ELM1ESIG0 ESIG1ESW0 ESW1ESW2 ESW3EIRQ1 EIRQ2EIRQ3 EIRQ4Software Interrupt Set Register bits Interrupt Clear Register bits Interrupt Level Register 1 bits Sysf Level WPE Level Interrupt Level Register 2 bits SIG3 Level SIG2 Level Interrupt Level Register 3 bits SW5 Level SW4 Level Interrupt Level Register 4 bits VIRQ6 VIRQ5 Level Vector Base Register VBRControl Register Connects to pin 18 of the Remote Status and Control Connects to pin 16 of the Remote Status and ControlConnects to pin 17 of the Remote Status and Control Miscellaneous Control Register Enint100 Computer Group Literature Center Web Site Gcsr Programming Model 102 Computer Group Literature Center Web Site Programming the Gcsr Gcsr Programming ModelLocal Bus Shows a summary of the GcsrVMEchip2 Memory Map Gcsr Summary VMEchip2 LM/SIG Register VMEchip2 Revision RegisterVMEchip2 ID Register LM2 LM3 VMEchip2 Board Status/Control RegisterISF RSTGeneral Purpose Register Local Bus $FFF40110/VMEbus $XXY8 16 bits Local Bus $FFF40118/VMEbus $XXYC 16 bits MC2 Chip MC2 Chip Initialization Flash and Prom InterfaceMPU Port and MPU Channel Attention Bbram Interface82596CA LAN Interface Lanc Bus Error MC68060-Bus Master Support for 82596CA53C710 Scsi Controller Interface Sram Memory ControllerNON-ECC Dram Memory Controller Lanc InterruptClock Budget Operating Conditions Z85230 SCC InterfaceDram Performance Tick Timers Address Range SCC Device NumberMemory Map of the MC2 Chip Registers Watchdog TimerLocal Bus Timer Memory Map of the MC2 Chip Registers Programming Model MC2 Chip ID Register MC2 Chip Revision RegisterGeneral Control Register Interrupt Vector Base Register SCCIT10 Number of Z85230sInterrupt Vector Base Register Encoding Priority Interrupt Source IV3-IV0 Daisy Chain PriorityProgramming the Tick Timers Tick Timer 1 and 2 Compare and Counter RegistersTick Timer 2 Compare Register Tick Timer 1 Compare RegisterTick Timer 1 Counter Tick Timer 2 Counter LSB Prescaler Count RegisterPrescaler Clock Adjust Register Tick Timer 1 and 2 Control RegistersOVF3-OVF0 Tick Timer 2 Control RegisterTick Timer 1 Control Register Tick Timer Interrupt Control Registers Tick Timer 4 Interrupt Control RegisterTick Timer 3 Interrupt Control Register Tick Timer 2 Interrupt Control RegisterTick Timer 1 Interrupt Control Register Dram Parity Error Interrupt Control Register IL2-IL0Iclr IENSCC Interrupt Control Register Tick Timer 3 Control Register Tick Timer 3 and 4 Control RegistersTick Timer 4 Control Register Dram and Sram Memory Controller Registers Dram Space Base Address RegisterSram Space Base Address Register Dram Space Size RegisterDZ2 DZ0 Memory Size Dram Size Control Bit EncodingDRAM/SRAM Options Register Sram Size Control Bit Encoding F0 set to a 0 indicates that one 28F016SA 2M x 8 FlashMemory device is used. F0 set to a 1 indicates that four 28F020 256K x 8 Flash memory devices are usedSram Space Size Register SZ1 SZ0 Memory SizeLanc Error Status Register LTO, EXT, Prty82596CA Lanc Interrupt Control Register PltyLanc Bus Error Interrupt Control Register Scsi Error Status Register General Purpose Inputs RegisterV11 MVME172 Version Register Scsi Interrupt Control Register Tick Timer 3 Counter Tick Timer 3 and 4 Compare and Counter RegistersTick Timer 3 Compare Register Bus Clock Register Tick Timer 4 Compare RegisterTick Timer 4 Counter At 25 MHz where N = At 33 MHz where N = Prom Access Time Control RegisterET2 Prom Access = N Flash Access Time Control Register FT2 Flash Access = NAbort Switch Interrupt Control Register Reset Switch Control Register Watchdog Timer Control Register Bit Time-out Encoding Access and Watchdog Time Base Select RegisterWdto These bits define the watchdog time-out period Dram Control Register MPU Status Register PAREN-PARINTClock tick AlternateProgramming Model Bit Prescaler Count Register IP2 Chip General Description Local Bus to IndustryPack DMA Controllers IP2 Chip Clocking Environments and Performance IP2 Chip Clock Cycles Error Reporting Following paragraphs describe the IP2 chip error reportingError Reporting as a Local Bus Slave Error Reporting as a Local Bus MasterIndustryPack Error Reporting Overall Memory Map This bit is readable and writable This status bit is cleared by writing a one to itIP2 Chip Memory Map Control and Status Registers Register Register Name Register Bit Names OffsetDMA Rotat Dint Dien Diclr Chani TBL $5B DMAc LB Dmac for Chip ID Register Chip Revision RegisterVector Base Register IPa, IPb, IPc, IPd Memory Base Address Registers IV2-0 Interrupt SourceIPa or Double Size IPab Memory Base Address Registers IPb Memory Base Address RegistersIPa, IPb, IPc, IPd Memory Size Registers IPc or Double Size IPcd Memory Base Address RegistersNot used on 200/300-Series MVME172 IPd Memory Base Address RegistersBIT NAME$0C Corresponding INT status bit. In level-sensitive mode When IEN is set, the interrupt is enabled. When IEN isCleared, the interrupt is disabled When this bit is high, an interrupt is being generated forIPa, IPb, IPc, and IPd General Control Registers MENBTD Memory Space Data Width AERR BERRCERR DERRSetting IP32 to a one enables the IndustryPack bus to Setting it to a zero will enable 8 MHz operation. In thisIP Clock Register IP32Local bus. If Rotat is set to a one, the priority is fixed Where each Dmac has equal access to the MC68060DMA Arbitration Control Register IP Reset Register RESProgramming the DMA Controllers Control Word Byte Count DMA Enable Function DMA Control and Status Register Set DefinitionDMA Status Register IptoIpend DIL2-DIL0Dien DintDEN DMA Control Register Adma Toip EntoDmaei DMA Local Bus Address CounterDMA IndustryPack Address Counter DMA Byte CounterDMA Table Address Counter Programming the Programmable Clock Programmable Clock Interrupt Control RegisterIL2-0 IRECLR Programmable Clock General Control RegisterPS2-0 Programmable Clock Timer Register PLSComments Local Bus to IndustryPack AddressingBit Memory Space Local Bus to IndustryPack Addressing $00FFFFFB $7FFFFD IPa I/O Space IPA6-0 CommentsIPab I/O Space IPa ID Space IPA5-0 CommentsThis section shows data routing from an IP to the local bus Memory Space AccessesIP to Local Bus Data Routing IP to Local Bus Data Routing ID Space Accesses Space Lbsize LBA IPAFeatures MceccPerformance Mcecc Specifications Descriptions SpecificationsECC Cycle TypesDouble Bit Error Cycle Type = Burst Read or Non-Burst Read Error ReportingSingle Bit Error Cycle Type = Burst Read or Non-Burst Read Single Bit Error Cycle Type = Non-Burst Write Double Bit Error Cycle Type = Non-Burst WriteTriple or Greater Bit Error Cycle Type = Non-Burst Write Single Bit Error Cycle Type = ScrubError Logging Double Bit Error Cycle Type = ScrubTriple or Greater Bit Error Cycle Type = Scrub ScrubArbitration Chip DefaultsRefresh Programming Model Mcecc Internal Register Memory Map, Part Mcecc Base Address = $FFF43000 1st $FFF43100 2ndRegister Offset NameBase BAD31 BAD30 BAD29 BAD28 BAD27 BAD26 BAD25 BAD24 Address Register Bit Names D31 D30 D29 D28 D27 D26 D25 D24Scrub SAC7 SAC6 SAC5 SAC4 Addr Cntr 1st $FFF43000/2nd $FFF43100 8-bits Memory Configuration Register MSIZ2-MSIZ0RB4 Read Bit 4 is a read only bit that is always Dummy RegisterRB3 Read Bit 3 is a read only bit that is always Bit assignments for the Base Address Register are Base Address RegisterDifference from MEMC040 none Bit assignments for the Dram Control Register are RWB3 Read/Write Bit 3 is a general purpose read/write bitRWB5 Read/Write Bit 5 is a general purpose read/write bit Bclk Frequency Register Data Control Register Mcecc Scrub Control Register Scrub Period Register Bits This register contains bits 7-0 of the Scrub Period RegisterSTOFF2-STOFF0 Chip Prescaler CounterScrub Time On/Time Off Register Scrubber Time On STON2-STON0Scrubber Time Off Scrub Prescaler Counter Bits Scrub Timer Counter Bits Scrub Address Counter Bits 1st $FFF4304C/2nd $FFF4314C 8-bits Error Logger Register Error Address Bits 1st $FFF43064/2nd $FFF43164 8-bits RSIZ2-RSIZ0 Error Syndrome RegisterDefaults Register Register Base Address SELI1, SELI0Dram Array Size RESST2-RESST0 NocacheInitialization Mcecc Bank in Error Bit in Error Syndrome Code Syndrome DecodeBank C Bank a Mcecc Motorola Computer Group Documents Document Title Motorola Publication NumberTable A-2. Manufacturers’ Documents Literature UpdatesManufacturers’ Documents Table A-2. Manufacturers’ Documents Related Documentation BUsing Interrupts on the MVME172 VMEchip2 Tick Timer 1 Periodic Interrupt ExampleStep Register and Address Action and Reference Refer to the Vector Base RegisterUsing Interrupts on the MVME172 Page Index IN-2 DMA Gcsr Lanc IN-6 MPU SCC Scsi Mcecc IN-10 IN-11 Index MVME172 Programmer’s Reference Guide MVME172