SDAT

H2 H1 H0 W A4 A3 A2 A1 A0 D31 D30

D16

H2 H1 H0 W A4 A3 A2 A1 A0 D15 D14

D0

SCLK

 

 

 

 

>500 ns

SLE

DS322

Figure 18. 32-Bit Write Timing

SDAT H2 H1 H0 R A4 A3 A2 A1 A0 D31

D16

 

 

H2 H1 H0 R A4 A3 A2 A1 A0 D15

D0

SCLK

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

>500 ns

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SLE

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

DS323

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Figure 19. 32-Bit Read Timing

 

 

 

 

 

An example of a 32-bit write is shown in Table 31. In this ex-

counter value is 0, which indicates one word has been writ-

ample, the 32-bit value FFFF DC04h is written to register

ten. In cycle 3, the low word (DC04h) is written. In the first

address 0Ah. In cycle 1, the high word (FFFFh) is written. In

part of cycle 4, the CP3BT26 drives the header, R/W bit,

the first part of cycle 2, the CP3BT26 drives the header, R/

and register address for a read cycle. In the second part of

W bit, and register address for a read cycle. In the second

cycle 4, the LMX5252 drives the counter value. The counter

part of cycle 2, the LMX5252 drives the counter value. The

value is 1, which indicates two words have been written.

Table 31 Example of 32-Bit Write with Interleaved Reads

Cycle

 

Serial Data on SDAT

Description

 

 

 

 

 

 

 

 

1

101

0 01010 1111111111111111

Write cycle driven by CP3BT26. Data is FFFFh. Address is 0Ah.

 

 

 

 

2

101

1 01010

First part of read cycle driven by CP3BT26. Address is 0Ah.

 

 

 

 

0000000000000000

Second part of read cycle driven by LMX5252. Counter value is 0.

 

 

 

 

 

 

3

101

0 01010 1101110000000100

Write cycle driven by CP3BT26. Data is DC04h. Address is 0Ah.

 

 

 

 

4

101

1 01010

First part of read cycle driven by CP3BT26. Address is 0Ah.

 

 

 

 

0000000000000001

Second part of read cycle driven by LMX5252. Counter value is 1.

 

 

 

 

 

 

CP3BT26

75

www.national.com

Page 75
Image 75
National CP3BT26 manual Bit, and register address for a read cycle. In the second