. . . . . . . . . . . . . . . . . . . . . . . . .
Message:
Description: Beep Code:
Message:
Description:
Beep Code:
Message:
Description:
Beep Code:
Message:
Description:
Beep Code:
Message:
Description: Beep Code:
Message:
Description: Beep Code:
Message:
Description: Beep Code:
Message:
Description:
Beep Code:
Fatal Error Messages
CMOS RAM TEST FAILED
A walking bit test of CMOS RAM locations 0E (Hex) - 3F (Hex) failed.
3
DMA CONTROLLER FAULTY
A sequential read/write of the transfer count and transfer address registers within the primary and secondary DMA controllers failed.
4
FAULTY DMA PAGE REGISTERS
A walking bit read/write of the 16 DMA controller page registers starting at location 80 Hex failed.
0
FAULTY REFRESH CIRCUIT
A continuous read/write test of port 61h found that bit 4 (Refresh Detect) failed to toggle within an allotted amount of time.
1
INTERRUPT CONTROLLER FAILED
A sequential read/write of various Interrupt Controller registers failed.
5
PARITY ERROR AT UNKNOWN LOCATION
Parity error occurred.
None
RAM ERROR AT LOCATION xxxx
RAM error occurred during memory test.
None
ROM CHECKSUM INCORRECT
A checksum of the ROM BIOS does not match the byte value at F000:FFFF.
2
