2.1.3.3Data Scrambling
The system memory controller incorporates a Data Scrambling feature to minimize the impact of excessive di/dt on the platform system memory VRs due to successive 1s and 0s on the data bus. Past experience has demonstrated that traffic on the data bus is not random and can have energy concentrated at specific spectral harmonics creating high di/dt, which is generally limited by data patterns that excite resonance between the package inductance and on die capacitances. As a result, the system memory controller uses a data scrambling feature to create
2.2PCI Express* Interface
This section describes the PCI Express* interface capabilities of the processor. See the PCI Express Base* Specification 3.0 for details on PCI Express*.
2.2.1PCI Express* Support
The PCI Express* lanes (PEG[15:0] TX and RX) are
The 4th Generation Intel® Core™ processor Desktop with Desktop PCH supports the configurations shown in the following table (may vary depending on PCH SKUs).
Table 7. PCI Express* Supported Configurations in Desktop Products
Configuration | Desktop |
|
|
1x8, 2x4 | GFX, I/O |
|
|
2x8 | GFX, I/O |
|
|
1x16 | GFX, I/O |
|
|
•The port may negotiate down to narrower widths.
— Support for x16/x8/x4/x2/x1 widths for a single PCI Express* mode.
•2.5 GT/s, 5.0 GT/s and 8 GT/s PCI Express* bit rates are supported.
•Gen1 Raw
•Gen 2 Raw
•Gen 3 raw
•Hierarchical
•Traditional PCI style traffic (asynchronous snooped, PCI ordering).
Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® Processor Family
December 2013 | Datasheet – Volume 1 of 2 |
Order No.: | 23 |