Note 3: Set
No. of BRI | BRI 0 | BRI 1 | BRI 2 | .... | BRI 11 |
| |||||
SW | SW | SW | SW | SW | SW | SW | .... | SW |
| SW | REMARKS |
|
| ||||||||||
CONDITIONS |
| ||||||||||
|
| ||||||||||
When one BRI is | ON | ON |
|
|
|
|
|
|
|
| The MP card will receive the clock signal |
provided. |
|
|
|
|
|
|
|
| from BRI 0 at its PLO 0 input. | ||
|
|
|
|
|
|
|
|
|
| ||
When more than |
|
|
|
|
|
|
|
|
|
| The MP card will receive the clock signal |
one BRI is pro- |
|
|
|
|
|
|
|
|
|
| from BRI 0 at its PLO 0 input under nor- |
vided. |
|
|
|
|
|
|
|
|
|
| mal conditions. |
| ON | ON | ON | OFF | OFF | ON | .... | OFF | ON | Should a clock failure occur on BRI 0, the | |
|
|
|
|
|
|
|
|
|
|
| MP card will automatically switch to the |
|
|
|
|
|
|
|
|
|
|
| PLO 1 input, and so derive the clock from |
|
|
|
|
|
|
|
|
|
|
| BRI 1. |
CHAPTER 4 |
Page 65
Revision 2.0