Manuals / Samsung / Musical Instruments & Equipment / Microphone

Samsung S3C84E5 user manual Control Register

Models: S3C84E5

1 316

Download 316 pages 61.65 Kb

Page 108

S3C84E5/C84E9/P84E9	CONTROL REGISTER

NOTES:

1.In mode 2, if the MCE (UARTCON.5) bit is set to "1", then the receive interrupt will not be activated if the received 9th data bit is "0". In mode 1, if MCE = "1”, then the receive interrupt will not be activated if a valid stop bit was not received. In mode 0, the MCE (UARTCON.5) bit should be "0".

2.The descriptions for 8 -bit and 9 -bit UART mode do not include start and stop bits for serial data receive and transmit.

3.Parity enable bits, PEN, are located in the UARTPND register at address F4H, bank 0.

4.Parity enable and parity error check can be available in 9 -bit UART mode (Mode 2) only.

4-39

Image 108

Samsung S3C84E5 user manual Control Register

Contents

Page Features Low Voltage ResetBuilt-in Reset circuit LVR Errata VERReset VDDBGR D.C. Electrical Characteristics Parameter Symbol Conditions Min Typ Max UnitVDD = 4.5V to RUN mode MHz CPU clock VDD = Vlvr to 5.5 Pull-up resistorA.C. Electrical Characteristics Main Oscillator FrequencyMain Oscillator Clock Stabilization TimePAGE Sub Oscillator FrequencyData Retention Supply Voltage in Stop Mode 10. Uart Timing Characteristics in Mode 0Parameter Symbol Min Typ Max Unit Oscillator Test Condition Min Typ Max Unit11. A/D Converter Electrical Characteristics 12. LVR Low Voltage Reset Circuit CharacteristicsComparison of S3P84E9 and S3C84E5/C84E9 Features Operating Voltage RangePAGES3C84E5/C84E9/P84E9 Important Notice Part Programming Model UartIii Table of Contents Chapter Interrupt Structure OverviewPart II Hardware Descriptions ViiChapter ViiiHEX2ROM List of Figures Title Number10-2 10-411-8 Xii12-4 12-513-3 13-717-2 17-11Xvi Chapter Bit Timer A/B Chapter Bit Timer 10,1Chapter Watch Timer Chapter Converter Configuring A/D Converter 15-6Register Full Register Name Identifier Number Instruction Full Register Name Mnemonic Number LDC/LDE LDCD/LDEDLDCI/LDEI LDCPD/LDEPDProduct Overview S3C8-SERIES MicrocontrollersS3C84E5/C84E9/P84E9 Microcontroller Features CPUBlock Diagram S3C84E5/C84E9/P84E9 Block DiagramNRESET PIN AssignmentTop View 44-QFPS3C84E5 S3C84E9S3P84E9 SdipType Description Number Pins PIN DescriptionsS3C84E5/C84E9/P84E9 Pin Descriptions Circuit Share INT0-INT10 AVREF, AvssBUZ TestPin Circuit Type B nRESET PIN CircuitsPin Circuit Type D P0.2-P0.7, P1, P4.3-P4.5 Pin Circuit Type E P3 Address Spaces OverviewProgram Memory ROM HEX0FFH Register Architecture S3C84E5/C84E9/P84E9 Register Type Summary Number of BytesTotal Addressable Bytes 590Set1 Bank Page01 PagePage00 SetRegister page Pointer PP MSB LSBSRP RAMCL0 CLRDjnz R0,RAMCL0 CLR RAMCL1 CLRRegister SET Prime Register Space FFH F0H E0H D0H C0HSet Bank C0H BFHWorking Registers F8HF7H Using the Register Pointers Programming TIP Setting the Register PointersSRP1 SRP0#80H RP0 ← 80H R0,R1 ← R0 + R1R0,R2 + R2 + CRegister Addressing Bit Register PairFFH E0H D0H C0H BFH Control Registers SystemRegister Pointers Prime RegistersCommon Working Register Area C0H-CFH RP1 → C8H-CFHFFH F0H E0H D0H C0H BFHProgramming TIP Addressing the Common Working Register Area ExamplesExample BIT Working Register AddressingRP0 RP1 R6 Opcode13 -Bit Working Register Addressing 14 -Bit Working Register Addressing Example System and User Stack Stack OperationsStack Pointers SPL, SPH High AddressSPL,#0FFH SPL ← FFH Push RP0Push RP1 POP RP1Addressing Modes Register Addressing Mode R OpcodeDEC Cntr OperandIndirect Register Addressing Mode IR Address@SHIFT Indirect Register Addressing Mode Register PairCall @RR2 JP @RR2 Indirect Working Register Addressing to Register File LCD LDEIndexed Addressing Mode IndexIndexed Addressing Mode OffsetLDC Indexed Addressing to Program or Data Memory Direct Address Mode DA 10. Direct Addressing for Load InstructionsDirect Address Mode JOB1Call Display Indirect Address Mode IA Call #40HRelative Address Mode RA ULT,$+OFFSETImmediate Mode IM Operand OpcodeLD R0,#0AAH Control Registers Set 1 Registers Register Name Mnemonic Decimal HexSet 1, Bank 0 Registers Register Name Mnemonic Decimal Hex Set 1, Bank 1 Registers Register Name Mnemonic Decimal Hex Bit Identifier Reset Value Read/Write Bit Addressing Mode Carry Flag CZero Flag Z Sign Flag SAdcon A/D Converter Control Register F7H Set 1, Bank Btcon Basic Timer Control Register D3HClkcon System Clock Control Register D4HCPU Clock System Clock Selection Bits note Fxx/2Flags System Flags Register D5HIMR Interrupt Mask Register DDHIPH Instruction Pointer High Byte DAHIPL Instruction Pointer Low Byte DBHIPR Interrupt Priority Register FFHIRQ Interrupt Request Register DCHOsccon Oscillator Control Register FBH Set 1, Bank Sub-system Oscillator Driving Ability Control BitMain System Oscillator Control Bit Sub System Oscillator Control BitP0.7/TACAP Configuration Bits P0.6/TACK Configuration BitsP0.5/T1CAP0 Configuration Bits P0.4/T1OUT1 Configuration BitsP0.3/T1CK1 Configuration Bits P0.2/T1CAP1 Configuration BitsP0.1/XTout Configuration Bits P0.0/XTin Configuration BitsP1.5/TXD Configuration Bits P1.4/RXD Configuration BitsP1CONH Port 1 Control Register High Byte E8H Set 1, Bank P1.3/BZOUT Configuration Bits P1.2/T1OUT0 Configuration BitsP1.1/T1CK0 Configuration Bits P1.0/TAOUT Configuration BitsP2CONH Port 2 Control Register High Byte EAH Set 1, Bank P2.7/INT7P2.6/ INT6 P2.5/ INT5P2CONL Port 2 Control Register Low Byte EBH Set 1, Bank P2.3/INT3P2.2/INT2 P2.1/INT1P2INT Port 2 Interrupt Control Register ECHP2INTPND Port 2 Interrupt Pending Register EDHP3CONH Port 3 Control Register High Byte EEH Set 1, Bank P3.7/ADC74P3.6/ADC6 2P3.5/ADC5P3CONL Port 3 Control Register Low Byte EFH Set 1, Bank P3.3/ADC34P3.2/ADC2 3P3.1/ADC1Input mode Push-pull output mode P4CONH Port 4 Control Register High Byte F0H Set 1, BankP4.5 P4.4P4CONL Port 4 Control Register Low Byte F1H Set 1, Bank P4.3/TBPWMP4.2/INT10 P4.1/INT9P4.2 External Interrupt INT10 Enable Bit P4.1 External Interrupt INT9 Enable BitP4.0 External Interrupt INT8 Enable Bit P4INT Port 4 Interrupt Control RegisterP4INTPND Port 4 Interrupt Pending Register F3HP4.2/PND10 Interrupt Pending Bit P4.1/PND9 Interrupt Pending BitPP Register Page Pointer DFHDestination Register Page Selection Bits Source Register Page Selection BitsRP0 Register Pointer D6HRP1 Register Pointer D7HSPH Stack Pointer High Byte D8HSet SPL Stack Pointer Low ByteStpcon Stop Control Register E5H Set 1, Bank Stop Control BitsSYM System Mode Register Fast Interrupt Enable BitGlobal Interrupt Enable Bit note DEHT1CON0 Timer 10 Control Register E8H Set 1, Bank T1CON1 Timer 11 Control Register E9H Set 1, Bank Tacon Timer a Control Register E1H Set 1, Bank Tbcon Timer B Control Register D0HTintpnd Timer A, Timer 1 Interrupt Pending Register E0H Multiprocessor Communication 1 Enable Bit for mode 2 only Serial Data Receive Enable BitReceive Interrupt Enable Bit Transmit Interrupt Enable BitControl Register Uartpnd Uart Pending and parity control F4H Set 1, Bank Wtcon Watch Timer Control Register FAH Set 1, Bank Interrupt Structure LevelsVectors SourcesInterrupt Types Levels Type 1 IRQn Type 2 IRQn Type 3 IRQn Vectors SourcesS3C84E5/C84E9/P84E9 Interrupt Structure Vectors Sources ResetClear LevelsInterrupt Vector Addresses Interrupt Vector AreaHEX 7FFFH 3FFFH Level ENABLE/DISABLE Interrupt Instructions EI, DI SYSTEM-LEVEL Interrupt Control RegistersInterrupt Control Register Overview Function Description Interrupt Function Diagram Interrupt Processing Control PointsPeripheral Interrupt Control Registers System Mode Register SYM IRQ0IRQ1 IRQ2 IRQ3 IRQ4 IRQ5 IRQ6 IRQ7 Interrupt Mask Register IMR MSBLSB IRQ1 IRQ0 IRQ7 IRQ6 IRQ5 IRQ4 IRQ3 IRQ2 Interrupt Priority Register IPR Group aIRQ0, IRQ1 Group B IRQ2, IRQ3, IRQ4 Group C IRQ5, IRQ6, IRQ7Interrupt Priority Register IPR Interrupt Request Register IRQ Interrupt Request Register IRQPending Bits Cleared by the Service Routine Interrupt Pending Function TypesOverview Pending Bits Cleared Automatically by HardwareInterrupt Service Routines Interrupt Source Polling SequenceGenerating Interrupt Vector Addresses Nesting of Vectored InterruptsInstruction SET Data TypesRegister Addressing Addressing ModesLDE LDCLded LdcdLogic Instructions Bit Manipulation Instructions CPU Control Instructions Flags Register Flags System Flags Register FlagsFlag Descriptions Instruction Set Symbols Symbol DescriptionInstruction SET Notation Flag Notation ConventionsImmediate long addressing mode #data Data = IRRIML Opcode Quick Reference Opcode MAP Lower Nibble HEXDjnz INC Next R1,R2 R2,R1Djnz INC NOP IdleCondition Codes Condition Codes Binary Mnemonic Description Flags SetInstruction Descriptions ADC Add with Carry ADCADD Add ADDFormat Bytes Cycles OpcodeLogical Band Bit Src OpcGiven R1 = 07H and register 01H = 05H R1,01H.1 R1 = 06H, register 01H = 05HBCP Bit Compare BCPBitc Bit Complement BitcHex Dst Bitr Bit Reset BITRdst.b Operation dstb ←Bits Bit Set BITSdst.b Operation dstb ←BOR Bit or BORBtjrf Bit Test, Jump Relative on False Btjrf SKIP,R1.3PC jumps to Skip location Btjrt Bit Test, Jump Relative on True BtjrtIf srcb is a 1, then PC ← PC + dst Btjrt SKIP,R1.1Bxor Bit XOR R1,01H.1 R1 = 06H, register 01H 03HCall Call Procedure Call dst Operation SP ← SP-1@SP ← PCL @SP ← PCHCCF Complement Carry Flag CCFOperation C ← not C Format Bytes Cycles Opcode HexCLR Clear CLRdst Operation dst ←00H Register 00H COM Complement COMdst Operation dst ← not dstOpc Dst Examples Given R1 = 07H and register 07H = 0F1H 0F8HFormat Bytes Cycles Opcode Addr Mode Hex Dst Src CP CompareOperation dst-src UGE,SKIP INC SkipCpije Compare, Increment, and Jump on Equal CpijeDst,src,RA If dst-src = 0, PCCpijne Compare, Increment, and Jump on Non-Equal CpijneOpc Src Dst Example Given R1 = 02H, R2 = 03H, and register 03H = 04HDA Decimal Adjust DAdst Operation dst ← DA dstAfter DA ADD ADC3CH Contents of the destination operand are decremented by one DEC DecrementDECdst Operation dst ← dst-1 Opc Dst Examples Given R1 = 03H and register 03H = 10HDecw Decrement Word DecwDecw RR0 Loop Decw RR0DI Disable Interrupts Operation SYM 0 ←DIV Divide Unsigned Operation dst ÷ srcSet if the divisor or the quotient = 0 cleared otherwise Set if MSB of the quotient = 1 cleared otherwiseDjnz Decrement and Jump if Non-Zero DJNZr,dst Operation r ¬ rSRP #0C0H Djnz R1,LOOP EI Enable Interrupts SYM 0 ←EI instruction is executed No flags are affectedEnter Enter EnterExit Exit ExitOperation IP ← @SP Idle Idle Operation IdleINC Increment INCdst Operation dst ← dst +INC 00H 0DH INC @R0Incw Increment Word Incw dst Operation dst ← dst +0FFH Incw RR0 Loop Incw RR0Iret Interrupt Return IretFlags ← @SP PC ↔ IP Flags ← FlagsJP Jump LabelwJR Jump Relative Hex Dst CcB Cc = 0 to FJR C,LABELX LD Load Dst ← srcOpc Dst Src = 0 to F 0AH LD R0,#LOOPR1= 0FFH, R1 = 0AH LD #LOOPR0,R1LDB Load Bit LDBDst Examples Given R0 = 06H and general register 00H = 05H R0,00H.2 07H, register 00H 05HBytes Cycles Opcode Addr Mode Hex Dst Src LDC/LDE Load MemoryLDC LDER0,1104H ← contents of program memory location 1104H = 88H R0,1104H ← contents of external data memory location = 98HLDC/LDE LDCD/LDED Load Memory and Decrement Ldcd dst,src Lded dst,srcOperation dst ← src LDCI/LDEI Load Memory and Increment LdciLdei Rr ← rr +LDCPD/LDEPD Load Memory with Pre-Decrement Ldcpd dst,src Ldepd dst,srcOperation rr ← rr Irr Examples Given R0 = 77H, R6 = 30H, and R7 = 00HLDCPI/LDEPI Load Memory with Pre-Increment Ldcpi dst,src Ldepi dst,srcOperation rr ← rr + Irr Examples Given R0 = 7FH, R6 = 21H, and R7 = 0FFHLDW Load Word LDW RR6,RR40FH 0EDHMult Multiply Unsigned Mult dst,srcOperation dst ← dst × src 00H, @01H Register 00H 00H, register 01H 0C0HNext Next NextOperation PC ← @IP NOP No Operation NOPOr Logical or 0BFH00H,#02H Register 00H POP Pop from Stack POPdst Operation dst ← @SPHex Dst Examples 0FBHPopud Pop User Stack Decrementing Popud dst,src6FH Popui Pop User Stack Incrementing Popui dst,srcExample Given Register 00H = 01H and register 01H = 70H Push Push to Stack Push src Operation SP ← SP0FFH = 0AAH, SPH = 0FFH, SPL = 0FFH Pushud Push User Stack Decrementing PushudIR ← IR Decremented stack pointerPushui Push User Stack Incrementing Pushui dst,src Operation IR ← IR +Pushui @00H,01H RCF Reset Carry Flag RCFFlags Cleared to RET Return RETOperation PC ← @SP Example Given SPRL Rotate Left RLdst Operation C ← dstRLC Rotate Left through Carry RLCdst Operation dst 0 ← C00H Register 00H 54H, C = RR Rotate Right RRdst Operation C ← dstRRC Rotate Right through Carry RRCdst Operation dst 7 ← C00H Register 00H 2AH, C = SB0 Select Bank SB0Operation Bank ← SB1 Select Bank SB1SBC Subtract with Carry 0AH SBCSCF Set Carry Flag SCFOpc 4DF Example The statement SCF sets the carry flag to SRA Shift Right Arithmetic SRAdst00H Register 00H 0CD, C = SRP/SRP0/SRP1 Set Register Pointer SRPSRP0 SRP1Stop Stop Operation StopSUB Subtract Swap Swap Nibbles Swap dstOpc Dst Examples Given Register 00H Swap 00H Swap @02HTCM Test Complement under Mask R0,R1 = 0C7H, R1 = 02H, Z =R0,@R1 = 0C7H, R1 = 02H, register 02H = 23H, Z = 00H,01H Register 00H 2BH, register 01H 02H, Z =TM Test under Mask TMdst,srcOperation dst and src Enable global interrupt WFI Wate for InterruptWFI Opc 4n3FXOR Logical Exclusive or R0,R1 = 0C5H, R1 = 02HR0,@R1 = 0E4H, R1 = 02H, register 02H = 23H 00H,01H Register 00H 29H, register 01H 02HClock Circuit System Clock CircuitCrystal or Ceramic Oscillator Crystal Oscillator S3C84E5 S3C84E9 S3P84E9Clock Status During POWER-DOWN Modes System Clock Circuit DiagramSystem Clock Control Register Clkcon S3C84E5/C84E9/P84E9 REV.0Oscillator Control Register Osccon System Reset Normal Mode Reset OperationS3C84E5/C84E9/P84E9 Reset and POWER-DOWN OverviewHardware Reset Values Dec Hex Timer B control registerReset and POWER-DOWN S3C84E5/C84E9/P84E9 S3C84E5/C84E9/P84E9RESET and POWER-DOWN Converter data registerhigh byteConverter data registerlow byte Timer A, 1 interrupt pending register Reset and POWER-DOWNS3C84E5/C84E9/P84E9Uart baud rate data register high Uart baud rate data register lowPOWER-DOWN Modes Stop ModeUsing Reset to Release Stop Mode Using an External Interrupt to Release Stop ModeHow to Enter into Stop Mode Idle ModeS3C84E5/C84E9/P84E9 Port Configuration Overview Port Configuration OptionsO Ports Port Data Registers Port Port 0 Control Register P0CONH/P0CONLP0.3/T1CK1 Configuration Bits P0.2/T1CAP1 Configuration BitsP0.1/XTout Configuration Bits P0.0/XTin Configuration BitsP1.5/TXD Configuration Bits P1.4/RXD Configuration BitsPort 1 Control Register P1CONH, P1CONL P1.3/BZOUT Configuration Bits P1.2/T1OUT0 Configuration BitsP1.1/T1CK0 Configuration Bits P1.0/TAOUT Configuration BitsPort 2 Control Register P2CONH, P2CONL P2.7/INT7 Configuration Bits P2.6/INT6 Configuration BitsP2.5/INT5 Configuration Bits P2.4/INT4 Configuration BitsP2.3/INT3 Configuration Bits P2.2/INT2 Configuration BitsP2.1/INT1 Configuration Bits P2.0/INT0 Configuration BitsP2.7/PND7, Interrupt Pending Bit P2.6/PND6, Interrupt Pending BitP2.5/PND5, Interrupt Pending Bit P2.4/PND4, Interrupt Pending BitP2.7 External Interrupt INT7 Enable Bit P2.6 External Interrupt INT6 Enable BitP2.5 External Interrupt INT5 Enable Bit P2.4 External Interrupt INT4 Enable BitP3.7/ADC7 Configuration Bits P3.6/ADC6 Configuration BitsP3.5/ADC5 Configuration Bits P3.4/ADC4 Configuration BitsP3.3/ADC3 Configuration Bits P3.2/ADC2 Configuration BitsP3.1/ADC1 Configuration Bits P3.0/ADC0 Configuration BitsPort 4 Control Register P4CONH, P4CONL P4.5 Configuration Bits P4.4 Configuration BitsP4.3/TBPWM Configuration Bits P4.2/INT10 Configuration BitsP4.2 External Interrupt INT10 Enable Bit P4.1 External Interrupt INT9 Enable BitP4.0 External Interrupt INT8 Enable Bit P4.2/PND10, Interrupt Pending BitBasic Timer Basic Timer BTBasic Timer Control Register Btcon 10-1Basic Timer Control Register Btcon 10-2Basic Timer Function Description Watchdog Timer FunctionOscillation Stabilization Interval Timer Function 10-3DIV MUXOVF 10-411 8-BIT Timer A/B BIT Timer a11-1 Timer a Interrupts IRQ1, Vectors C0H and C2H Interval Timer FunctionPulse Width Modulation Mode Capture ModeTimer a Control Register Tacon 11-3Block Diagram 11-4BIT Timer B 11-5Timer B Control Register Tbcon 11-6Timer B Pulse Width Calculations 11-7Tbdatal = DFH Tbdatah = 1FH Tbdatal = 7FH Tbdatah = 7FH11-8 0100H Reset address ORGStart DI P4CONLH,#03HProgramming TIP To generate a one pulse signal through P4.3 TBDATAH,# Set 40 μsTBDATAL,# Set any value except 00HProgramming TIP Using the Timer a Programming TIP Using the Timer B 0BEh,TBUNINTMain Main Routine JRT,MAIN Tbunint 11-12S3C84E5/C84E9/P84E9 BIT Timer 10,1 12-1Timer 10,1 Interrupts IRQ2, Vectors C4H, C6H, C8H and CAH Interval Mode matchBIT Timer 10,1 S3C84E5/C84E9/P84E9 12-2PWM Mode Timer 10,1 Control Register T1CON0, T1CON112-3 Timer 10,1 Control Register T1CON0, T1CON1 12-4Timer A, Timer 10,1 Pending Register Tintpnd 12-512-6 Programming TIP Using the Timer 0C4h,TIM1INTT1DATAH0,#00F0h T1DATAH0=00h, T1DATAL0=F0h SB0 Main Main Routine JRT,MIAN TIM1INTProgramming Procedure Uart13-1 Uart Control Register Uartcon 13-2MSB MS1 MS0 MCE RE TB8 RB8 RIE TIE LSB MS1 MS013-3 Uart Interrupt Pending Register Uartpnd Must keep alwaysAlways MSB PEN RPE RIP TIP LSBUart Data Register Udata 13-5Uart Baud Rate Data Register BRDATAH, Brdatal Baud Rate Calculations13-6 Brdatah Brdatal Decimal HexTx Control Rx Control13-8 Uart Mode 0 Function Description Mode 0 Transmit ProcedureMode 0 Receive Procedure 13-9Uart Mode 1 Function Description Mode 1 Transmit ProcedureMode 1 Receive Procedure 13-10Uart Mode 2 Function Description Parity disable mode PEN =Parity enable mode PEN = Mode 2 Transmit ProcedureTiming Diagram for Uart Mode 2 Operation 13-12Serial Communication for Multiprocessor Configurations Sample Protocol for Master/Slave Interaction13-13 Setup Procedure for Multiprocessor Communications Full-Duplex Multi-S3C84E5/C84E9/P84E9 Interconnect13-14 Watch Timer 14-1Reset WTCON.7WTCON.6 WTCON.1Watch Timer Circuit Diagram 14-3Programming TIP Using the Watch Timer 0CCh,WTINTMain Main Routine JRT,MIAN Wtint WTCON,#11111110b Pending clear15 A/D Converter Function Description15-1 Converter Control Register Adcon 15-215-3 Internal Reference Voltage Levels Conversion TimingEOC Addata 15-4Internal A/D Conversion Procedure S3C84E515-5 Programming TIP Configuring A/D Converter LOW Voltage Reset 16-116-2 Electrical Data 17-1Parameter Symbol Conditions Rating Unit Absolute Maximum RatingsInput/Output Capacitance D.C. Electrical Characteristics VDD = VlvrVDD = 4.5 V to RUN mode MHz CPU clock VDD = Vlvr to 5.5 VDD = 4.5 V to 5.5 100 TA = 25C Stop mode VDD = Vlvr to 3.317-4 A.C. Electrical Characteristics Ports NRESET inputInterrupt input VDD = 5 180 High, low widthWhen released by a reset 216/f Wait time TWAIT when released by an interruptMain Oscillator Frequency fOSC1 Main Oscillator Clock Stabilization Time tST1Subsystem Oscillator crystal Stabilization Time tST2 Xtin17-7 Data Retention Supply Voltage in Stop Mode Stop mode Supply voltage Data retentionData retention Stop mode, Vdddr = 2.0 Supply currentStop Mode Sub Release Timing Initiated by Interrupts 17-910. Uart Timing Characteristics in Mode 0 10 MHz 11. A/D Converter Electrical Characteristics Parameter Symbol Test Conditions Min Typ Max Unit12. LVR Low Voltage Reset Circuit Characteristics 17-12Mechanical Data MAXMIN 18-1QFP-1010 18-219 S3P84E9 OTP Version Sdip19-1 44-QFP SDAT/TBPWM/P4.3 SCLK/INT10/P4.2VPP/TEST 19-2Operating Mode Characteristics REGTest MEM 19-4 Development Tools ShineSasm Sama AssemblerTarget Boards OTPOTP Programming Socket Adapter Emulator SMDS2+ or SK-1000TB84E5/84E9 Target Board 20-3Power Selection Settings for TB84E5/84E9 To UserVcc Settings Operating Mode CommentsIdle LED Stop LEDPIN DIP Socket TB84E5/84E9 Adapter Cable for 44pin Connector Package 20-6S3C8- Series Mask ROM Order Form SECS3C8- Series Request for Production AT Customer Risk Risk Order InformationCustomer Risk Order Agreement Order Quantity and Delivery ScheduleS3C84E5/C84E9 Mask Option Selection Form Attachment Check oneProm Customer Checksum Company Name Signature Engineer