P2.7/INT7 Configuration Bits | Samsung S3C84E5 specification

I/O PORTS	S3C84E5/C84E9/P84E9

MSB

Port 2 Control Register, High Byte (P2CONH) EAH, Set1, Bank0, R/W, Reset value="00"

.7	.6	.5	.4	.3	.2	.1	.0

LSB

[.7-.6] P2.7/INT7 Configuration Bits

0 0 = Input mode with pull-up; falling edge interrupt (INT7) 0 1 = Input mode; falling edge interrupt (INT7)

1 0 = Input mode; rising edge interrupt (INT7)

1 1 = Push-pull output mode

[.5-.4] P2.6/INT6 Configuration Bits

0 0 = Input mode with pull-up; falling edge interrupt (INT6) 0 1 = Input mode; falling edge interrupt (INT6)

1 0 = Input mode; rising edge interrupt (INT6)

1 1 = Push-pull output mode

[.3-.2] P2.5/INT5 Configuration Bits

0 0 = Input mode with pull-up; falling edge interrupt (INT5) 0 1 = Input mode; falling edge interrupt (INT5)

1 0 = Input mode; rising edge interrupt (INT5)

1 1 = Push-pull output mode

[.1-.0] P2.4/INT4 Configuration Bits

0 0 = Input mode with pull-up; falling edge interrupt (INT4) 0 1 = Input mode; falling edge interrupt (INT4)

1 0 = Input mode; rising edge interrupt (INT4)

1 1 = Push-pull output mode

Figure 9-5. Port 2 High-Byte Control Register (P2CONH)

9-8

Image 232

Samsung S3C84E5 user manual P2.7/INT7 Configuration Bits, P2.6/INT6 Configuration Bits, P2.5/INT5 Configuration Bits

Contents

Page Features Low Voltage ResetBuilt-in Reset circuit LVR Errata VER VDD ResetBGR D.C. Electrical Characteristics Parameter Symbol Conditions Min Typ Max Unit VDD = 4.5V to RUN mode MHz CPU clock VDD = Vlvr to 5.5 Pull-up resistor A.C. Electrical Characteristics Main Oscillator FrequencyMain Oscillator Clock Stabilization TimePAGE Sub Oscillator Frequency Data Retention Supply Voltage in Stop Mode 10. Uart Timing Characteristics in Mode 0Parameter Symbol Min Typ Max Unit Oscillator Test Condition Min Typ Max Unit 11. A/D Converter Electrical Characteristics 12. LVR Low Voltage Reset Circuit CharacteristicsComparison of S3P84E9 and S3C84E5/C84E9 Features Operating Voltage RangePAGE S3C84E5/C84E9/P84E9 Important Notice Uart Part Programming ModelIii Table of Contents Chapter Interrupt Structure Overview Part II Hardware Descriptions Vii Chapter Viii HEX2ROM List of Figures Title Number 10-2 10-411-8 Xii 12-4 12-513-3 13-7 17-2 17-11 Xvi Chapter Bit Timer A/B Chapter Bit Timer 10,1Chapter Watch Timer Chapter Converter Configuring A/D Converter 15-6 Register Full Register Name Identifier Number Instruction Full Register Name Mnemonic Number LDC/LDE LDCD/LDEDLDCI/LDEI LDCPD/LDEPD S3C8-SERIES Microcontrollers Product OverviewS3C84E5/C84E9/P84E9 Microcontroller Features CPU Block Diagram S3C84E5/C84E9/P84E9 Block Diagram NRESET PIN AssignmentTop View 44-QFP S3C84E5 S3C84E9S3P84E9 Sdip PIN Descriptions Type Description Number PinsS3C84E5/C84E9/P84E9 Pin Descriptions Circuit Share INT0-INT10 AVREF, AvssBUZ Test Pin Circuit Type B nRESET PIN Circuits Pin Circuit Type D P0.2-P0.7, P1, P4.3-P4.5 Pin Circuit Type E P3 Address Spaces Overview HEX Program Memory ROM0FFH Register Architecture S3C84E5/C84E9/P84E9 Register Type Summary Number of BytesTotal Addressable Bytes 590 Set1 Bank Page01 PagePage00 Set Register page Pointer PP MSB LSB SRP RAMCL0 CLRDjnz R0,RAMCL0 CLR RAMCL1 CLR Register SET Prime Register Space FFH F0H E0H D0H C0HSet Bank C0H BFH F8H Working RegistersF7H Using the Register Pointers Programming TIP Setting the Register PointersSRP1 SRP0 #80H RP0 ← 80H R0,R1 ← R0 + R1R0,R2 + R2 + C Register Addressing Bit Register Pair FFH E0H D0H C0H BFH Control Registers SystemRegister Pointers Prime Registers Common Working Register Area C0H-CFH RP1 → C8H-CFHFFH F0H E0H D0H C0H BFH Programming TIP Addressing the Common Working Register Area ExamplesExample BIT Working Register Addressing RP0 RP1 R6 Opcode 13 -Bit Working Register Addressing 14 -Bit Working Register Addressing Example System and User Stack Stack OperationsStack Pointers SPL, SPH High Address SPL,#0FFH SPL ← FFH Push RP0Push RP1 POP RP1 Addressing Modes Register Addressing Mode R OpcodeDEC Cntr Operand Address Indirect Register Addressing Mode IR@SHIFT Register Pair Indirect Register Addressing ModeCall @RR2 JP @RR2 Indirect Working Register Addressing to Register File LCD LDE Indexed Addressing Mode Index Offset Indexed Addressing ModeLDC Indexed Addressing to Program or Data Memory Direct Address Mode DA 10. Direct Addressing for Load Instructions JOB1 Direct Address ModeCall Display Indirect Address Mode IA Call #40H Relative Address Mode RA ULT,$+OFFSET Operand Opcode Immediate Mode IMLD R0,#0AAH Control Registers Set 1 Registers Register Name Mnemonic Decimal Hex Set 1, Bank 0 Registers Register Name Mnemonic Decimal Hex Set 1, Bank 1 Registers Register Name Mnemonic Decimal Hex Bit Identifier Reset Value Read/Write Bit Addressing Mode Carry Flag CZero Flag Z Sign Flag S Adcon A/D Converter Control Register F7H Set 1, Bank Btcon Basic Timer Control Register D3H Clkcon System Clock Control Register D4HCPU Clock System Clock Selection Bits note Fxx/2 Flags System Flags Register D5H IMR Interrupt Mask Register DDH IPH Instruction Pointer High Byte DAHIPL Instruction Pointer Low Byte DBH IPR Interrupt Priority Register FFH IRQ Interrupt Request Register DCH Osccon Oscillator Control Register FBH Set 1, Bank Sub-system Oscillator Driving Ability Control BitMain System Oscillator Control Bit Sub System Oscillator Control Bit P0.7/TACAP Configuration Bits P0.6/TACK Configuration BitsP0.5/T1CAP0 Configuration Bits P0.4/T1OUT1 Configuration Bits P0.3/T1CK1 Configuration Bits P0.2/T1CAP1 Configuration BitsP0.1/XTout Configuration Bits P0.0/XTin Configuration Bits P1.4/RXD Configuration Bits P1.5/TXD Configuration BitsP1CONH Port 1 Control Register High Byte E8H Set 1, Bank P1.3/BZOUT Configuration Bits P1.2/T1OUT0 Configuration BitsP1.1/T1CK0 Configuration Bits P1.0/TAOUT Configuration Bits P2CONH Port 2 Control Register High Byte EAH Set 1, Bank P2.7/INT7P2.6/ INT6 P2.5/ INT5 P2CONL Port 2 Control Register Low Byte EBH Set 1, Bank P2.3/INT3P2.2/INT2 P2.1/INT1 P2INT Port 2 Interrupt Control Register ECH P2INTPND Port 2 Interrupt Pending Register EDH P3CONH Port 3 Control Register High Byte EEH Set 1, Bank P3.7/ADC74P3.6/ADC6 2P3.5/ADC5 P3CONL Port 3 Control Register Low Byte EFH Set 1, Bank P3.3/ADC34P3.2/ADC2 3P3.1/ADC1 Input mode Push-pull output mode P4CONH Port 4 Control Register High Byte F0H Set 1, BankP4.5 P4.4 P4CONL Port 4 Control Register Low Byte F1H Set 1, Bank P4.3/TBPWMP4.2/INT10 P4.1/INT9 P4.2 External Interrupt INT10 Enable Bit P4.1 External Interrupt INT9 Enable BitP4.0 External Interrupt INT8 Enable Bit P4INT Port 4 Interrupt Control Register P4INTPND Port 4 Interrupt Pending Register F3HP4.2/PND10 Interrupt Pending Bit P4.1/PND9 Interrupt Pending Bit PP Register Page Pointer DFHDestination Register Page Selection Bits Source Register Page Selection Bits RP0 Register Pointer D6HRP1 Register Pointer D7H SPH Stack Pointer High Byte D8HSet SPL Stack Pointer Low Byte Stpcon Stop Control Register E5H Set 1, Bank Stop Control Bits SYM System Mode Register Fast Interrupt Enable BitGlobal Interrupt Enable Bit note DEH T1CON0 Timer 10 Control Register E8H Set 1, Bank T1CON1 Timer 11 Control Register E9H Set 1, Bank Tacon Timer a Control Register E1H Set 1, Bank Tbcon Timer B Control Register D0H Tintpnd Timer A, Timer 1 Interrupt Pending Register E0H Multiprocessor Communication 1 Enable Bit for mode 2 only Serial Data Receive Enable BitReceive Interrupt Enable Bit Transmit Interrupt Enable Bit Control Register Uartpnd Uart Pending and parity control F4H Set 1, Bank Wtcon Watch Timer Control Register FAH Set 1, Bank Interrupt Structure LevelsVectors Sources Interrupt Types Levels Type 1 IRQn Type 2 IRQn Type 3 IRQn Vectors Sources S3C84E5/C84E9/P84E9 Interrupt Structure Vectors Sources ResetClear Levels Interrupt Vector Area Interrupt Vector AddressesHEX 7FFFH 3FFFH Level SYSTEM-LEVEL Interrupt Control Registers ENABLE/DISABLE Interrupt Instructions EI, DIInterrupt Control Register Overview Function Description Interrupt Function Diagram Interrupt Processing Control Points Peripheral Interrupt Control Registers IRQ0 System Mode Register SYMIRQ1 IRQ2 IRQ3 IRQ4 IRQ5 IRQ6 IRQ7 MSB Interrupt Mask Register IMRLSB IRQ1 IRQ0 IRQ7 IRQ6 IRQ5 IRQ4 IRQ3 IRQ2 Interrupt Priority Register IPR Group aIRQ0, IRQ1 Group B IRQ2, IRQ3, IRQ4 Group C IRQ5, IRQ6, IRQ7 Interrupt Priority Register IPR Interrupt Request Register IRQ Interrupt Request Register IRQ Pending Bits Cleared by the Service Routine Interrupt Pending Function TypesOverview Pending Bits Cleared Automatically by Hardware Interrupt Service Routines Interrupt Source Polling Sequence Generating Interrupt Vector Addresses Nesting of Vectored Interrupts Instruction SET Data TypesRegister Addressing Addressing Modes LDE LDCLded Ldcd Logic Instructions Bit Manipulation Instructions CPU Control Instructions Flags Register Flags System Flags Register Flags Flag Descriptions Instruction Set Symbols Symbol DescriptionInstruction SET Notation Flag Notation Conventions IRR Immediate long addressing mode #data Data =IML Opcode Quick Reference Opcode MAP Lower Nibble HEX Djnz INC Next R1,R2 R2,R1Djnz INC NOP Idle Condition Codes Condition Codes Binary Mnemonic Description Flags Set Instruction Descriptions ADC Add with Carry ADC ADD Add ADDFormat Bytes Cycles Opcode Logical Band Bit Src OpcGiven R1 = 07H and register 01H = 05H R1,01H.1 R1 = 06H, register 01H = 05H BCP Bit Compare BCP Bitc Bitc Bit ComplementHex Dst Bitr Bit Reset BITRdst.b Operation dstb ← Bits Bit Set BITSdst.b Operation dstb ← BOR Bit or BOR Btjrf SKIP,R1.3 Btjrf Bit Test, Jump Relative on FalsePC jumps to Skip location Btjrt Bit Test, Jump Relative on True BtjrtIf srcb is a 1, then PC ← PC + dst Btjrt SKIP,R1.1 Bxor Bit XOR R1,01H.1 R1 = 06H, register 01H 03H Call Call Procedure Call dst Operation SP ← SP-1@SP ← PCL @SP ← PCH CCF Complement Carry Flag CCFOperation C ← not C Format Bytes Cycles Opcode Hex CLRdst Operation dst ← CLR Clear00H Register 00H COM Complement COMdst Operation dst ← not dstOpc Dst Examples Given R1 = 07H and register 07H = 0F1H 0F8H Format Bytes Cycles Opcode Addr Mode Hex Dst Src CP CompareOperation dst-src UGE,SKIP INC Skip Cpije Compare, Increment, and Jump on Equal CpijeDst,src,RA If dst-src = 0, PC Cpijne Compare, Increment, and Jump on Non-Equal CpijneOpc Src Dst Example Given R1 = 02H, R2 = 03H, and register 03H = 04H DA Decimal Adjust DAdst Operation dst ← DA dstAfter DA ADD ADC 3CH Contents of the destination operand are decremented by one DEC DecrementDECdst Operation dst ← dst-1 Opc Dst Examples Given R1 = 03H and register 03H = 10H Decw Decrement Word DecwDecw RR0 Loop Decw RR0 DI Disable Interrupts Operation SYM 0 ← DIV Divide Unsigned Operation dst ÷ srcSet if the divisor or the quotient = 0 cleared otherwise Set if MSB of the quotient = 1 cleared otherwise DJNZr,dst Operation r ¬ r Djnz Decrement and Jump if Non-ZeroSRP #0C0H Djnz R1,LOOP EI Enable Interrupts SYM 0 ←EI instruction is executed No flags are affected Enter Enter Enter Exit Exit ExitOperation IP ← @SP Idle Idle Operation Idle INC Increment INCdst Operation dst ← dst +INC 00H 0DH INC @R0 Incw Increment Word Incw dst Operation dst ← dst +0FFH Incw RR0 Loop Incw RR0 Iret Interrupt Return IretFlags ← @SP PC ↔ IP Flags ← Flags JP Jump Labelw Hex Dst CcB Cc = 0 to F JR Jump RelativeJR C,LABELX Dst ← src LD LoadOpc Dst Src = 0 to F 0AH LD R0,#LOOPR1= 0FFH, R1 = 0AH LD #LOOPR0,R1 LDB Load Bit LDBDst Examples Given R0 = 06H and general register 00H = 05H R0,00H.2 07H, register 00H 05H Bytes Cycles Opcode Addr Mode Hex Dst Src LDC/LDE Load MemoryLDC LDE R0,1104H ← contents of external data memory location = 98H R0,1104H ← contents of program memory location 1104H = 88HLDC/LDE Ldcd dst,src Lded dst,src LDCD/LDED Load Memory and DecrementOperation dst ← src LDCI/LDEI Load Memory and Increment LdciLdei Rr ← rr + LDCPD/LDEPD Load Memory with Pre-Decrement Ldcpd dst,src Ldepd dst,srcOperation rr ← rr Irr Examples Given R0 = 77H, R6 = 30H, and R7 = 00H LDCPI/LDEPI Load Memory with Pre-Increment Ldcpi dst,src Ldepi dst,srcOperation rr ← rr + Irr Examples Given R0 = 7FH, R6 = 21H, and R7 = 0FFH LDW Load Word LDW RR6,RR40FH 0EDH Mult Multiply Unsigned Mult dst,srcOperation dst ← dst × src 00H, @01H Register 00H 00H, register 01H 0C0H Next Next NextOperation PC ← @IP NOP No Operation NOP 0BFH Or Logical or00H,#02H Register 00H POP Pop from Stack POPdst Operation dst ← @SPHex Dst Examples 0FBH Popud dst,src Popud Pop User Stack Decrementing6FH Popui dst,src Popui Pop User Stack IncrementingExample Given Register 00H = 01H and register 01H = 70H Push src Operation SP ← SP Push Push to Stack0FFH = 0AAH, SPH = 0FFH, SPL = 0FFH Pushud Push User Stack Decrementing PushudIR ← IR Decremented stack pointer Pushui dst,src Operation IR ← IR + Pushui Push User Stack IncrementingPushui @00H,01H RCF RCF Reset Carry FlagFlags Cleared to RET Return RETOperation PC ← @SP Example Given SP RL Rotate Left RLdst Operation C ← dst RLCdst Operation dst 0 ← C RLC Rotate Left through Carry00H Register 00H 54H, C = RR Rotate Right RRdst Operation C ← dst RRCdst Operation dst 7 ← C RRC Rotate Right through Carry00H Register 00H 2AH, C = SB0 SB0 Select BankOperation Bank ← SB1 Select Bank SB1 SBC Subtract with Carry 0AH SBC SCF SCF Set Carry FlagOpc 4DF Example The statement SCF sets the carry flag to SRAdst SRA Shift Right Arithmetic00H Register 00H 0CD, C = SRP/SRP0/SRP1 Set Register Pointer SRPSRP0 SRP1 Stop Stop Operation Stop SUB Subtract Swap Swap Nibbles Swap dstOpc Dst Examples Given Register 00H Swap 00H Swap @02H TCM Test Complement under Mask R0,R1 = 0C7H, R1 = 02H, Z =R0,@R1 = 0C7H, R1 = 02H, register 02H = 23H, Z = 00H,01H Register 00H 2BH, register 01H 02H, Z = TMdst,src TM Test under MaskOperation dst and src Enable global interrupt WFI Wate for InterruptWFI Opc 4n3F XOR Logical Exclusive or R0,R1 = 0C5H, R1 = 02HR0,@R1 = 0E4H, R1 = 02H, register 02H = 23H 00H,01H Register 00H 29H, register 01H 02H Clock Circuit System Clock CircuitCrystal or Ceramic Oscillator Crystal Oscillator S3C84E5 S3C84E9 S3P84E9 Clock Status During POWER-DOWN Modes System Clock Circuit Diagram System Clock Control Register Clkcon S3C84E5/C84E9/P84E9 REV.0 Oscillator Control Register Osccon System Reset Normal Mode Reset OperationS3C84E5/C84E9/P84E9 Reset and POWER-DOWN Overview Dec Hex Timer B control register Hardware Reset ValuesReset and POWER-DOWN S3C84E5/C84E9/P84E9 Converter data registerhigh byte S3C84E5/C84E9/P84E9RESET and POWER-DOWNConverter data registerlow byte Timer A, 1 interrupt pending register Reset and POWER-DOWNS3C84E5/C84E9/P84E9Uart baud rate data register high Uart baud rate data register low POWER-DOWN Modes Stop ModeUsing Reset to Release Stop Mode Using an External Interrupt to Release Stop Mode How to Enter into Stop Mode Idle Mode Port Configuration Options S3C84E5/C84E9/P84E9 Port Configuration OverviewO Ports Port Data Registers Port Port 0 Control Register P0CONH/P0CONL P0.3/T1CK1 Configuration Bits P0.2/T1CAP1 Configuration BitsP0.1/XTout Configuration Bits P0.0/XTin Configuration Bits P1.4/RXD Configuration Bits P1.5/TXD Configuration BitsPort 1 Control Register P1CONH, P1CONL P1.3/BZOUT Configuration Bits P1.2/T1OUT0 Configuration BitsP1.1/T1CK0 Configuration Bits P1.0/TAOUT Configuration Bits Port 2 Control Register P2CONH, P2CONL P2.7/INT7 Configuration Bits P2.6/INT6 Configuration BitsP2.5/INT5 Configuration Bits P2.4/INT4 Configuration Bits P2.3/INT3 Configuration Bits P2.2/INT2 Configuration BitsP2.1/INT1 Configuration Bits P2.0/INT0 Configuration Bits P2.7/PND7, Interrupt Pending Bit P2.6/PND6, Interrupt Pending BitP2.5/PND5, Interrupt Pending Bit P2.4/PND4, Interrupt Pending Bit P2.7 External Interrupt INT7 Enable Bit P2.6 External Interrupt INT6 Enable BitP2.5 External Interrupt INT5 Enable Bit P2.4 External Interrupt INT4 Enable Bit P3.7/ADC7 Configuration Bits P3.6/ADC6 Configuration BitsP3.5/ADC5 Configuration Bits P3.4/ADC4 Configuration Bits P3.3/ADC3 Configuration Bits P3.2/ADC2 Configuration BitsP3.1/ADC1 Configuration Bits P3.0/ADC0 Configuration Bits Port 4 Control Register P4CONH, P4CONL P4.5 Configuration Bits P4.4 Configuration BitsP4.3/TBPWM Configuration Bits P4.2/INT10 Configuration Bits P4.2 External Interrupt INT10 Enable Bit P4.1 External Interrupt INT9 Enable BitP4.0 External Interrupt INT8 Enable Bit P4.2/PND10, Interrupt Pending Bit Basic Timer Basic Timer BTBasic Timer Control Register Btcon 10-1 Basic Timer Control Register Btcon 10-2 Basic Timer Function Description Watchdog Timer FunctionOscillation Stabilization Interval Timer Function 10-3 DIV MUXOVF 10-4 BIT Timer a 11 8-BIT Timer A/B11-1 Timer a Interrupts IRQ1, Vectors C0H and C2H Interval Timer FunctionPulse Width Modulation Mode Capture Mode Timer a Control Register Tacon 11-3 Block Diagram 11-4 BIT Timer B 11-5 Timer B Control Register Tbcon 11-6 Timer B Pulse Width Calculations 11-7 Tbdatal = 7FH Tbdatah = 7FH Tbdatal = DFH Tbdatah = 1FH11-8 0100H Reset address ORGStart DI P4CONLH,#03H Programming TIP To generate a one pulse signal through P4.3 TBDATAH,# Set 40 μsTBDATAL,# Set any value except 00H Programming TIP Using the Timer a Programming TIP Using the Timer B 0BEh,TBUNINTMain Main Routine JRT,MAIN Tbunint 11-12 S3C84E5/C84E9/P84E9 BIT Timer 10,1 12-1 Timer 10,1 Interrupts IRQ2, Vectors C4H, C6H, C8H and CAH Interval Mode matchBIT Timer 10,1 S3C84E5/C84E9/P84E9 12-2 Timer 10,1 Control Register T1CON0, T1CON1 PWM Mode12-3 Timer 10,1 Control Register T1CON0, T1CON1 12-4 Timer A, Timer 10,1 Pending Register Tintpnd 12-5 12-6 Programming TIP Using the Timer 0C4h,TIM1INTT1DATAH0,#00F0h T1DATAH0=00h, T1DATAL0=F0h SB0 Main Main Routine JRT,MIAN TIM1INT Uart Programming Procedure13-1 Uart Control Register Uartcon 13-2 MS1 MS0 MSB MS1 MS0 MCE RE TB8 RB8 RIE TIE LSB13-3 Uart Interrupt Pending Register Uartpnd Must keep alwaysAlways MSB PEN RPE RIP TIP LSB Uart Data Register Udata 13-5 Baud Rate Calculations Uart Baud Rate Data Register BRDATAH, Brdatal13-6 Brdatah Brdatal Decimal Hex Rx Control Tx Control13-8 Uart Mode 0 Function Description Mode 0 Transmit ProcedureMode 0 Receive Procedure 13-9 Uart Mode 1 Function Description Mode 1 Transmit ProcedureMode 1 Receive Procedure 13-10 Uart Mode 2 Function Description Parity disable mode PEN =Parity enable mode PEN = Mode 2 Transmit Procedure Timing Diagram for Uart Mode 2 Operation 13-12 Sample Protocol for Master/Slave Interaction Serial Communication for Multiprocessor Configurations13-13 Full-Duplex Multi-S3C84E5/C84E9/P84E9 Interconnect Setup Procedure for Multiprocessor Communications13-14 Watch Timer 14-1 Reset WTCON.7WTCON.6 WTCON.1 Watch Timer Circuit Diagram 14-3 Programming TIP Using the Watch Timer 0CCh,WTINTMain Main Routine JRT,MIAN Wtint WTCON,#11111110b Pending clear Function Description 15 A/D Converter15-1 Converter Control Register Adcon 15-2 15-3 Internal Reference Voltage Levels Conversion TimingEOC Addata 15-4 S3C84E5 Internal A/D Conversion Procedure15-5 Programming TIP Configuring A/D Converter LOW Voltage Reset 16-1 16-2 Electrical Data 17-1 Absolute Maximum Ratings Parameter Symbol Conditions Rating UnitInput/Output Capacitance D.C. Electrical Characteristics VDD = Vlvr VDD = 4.5 V to 5.5 100 TA = 25C Stop mode VDD = Vlvr to 3.3 VDD = 4.5 V to RUN mode MHz CPU clock VDD = Vlvr to 5.517-4 A.C. Electrical Characteristics Ports NRESET inputInterrupt input VDD = 5 180 High, low width When released by a reset 216/f Wait time TWAIT when released by an interruptMain Oscillator Frequency fOSC1 Main Oscillator Clock Stabilization Time tST1 Xtin Subsystem Oscillator crystal Stabilization Time tST217-7 Data Retention Supply Voltage in Stop Mode Stop mode Supply voltage Data retentionData retention Stop mode, Vdddr = 2.0 Supply current Stop Mode Sub Release Timing Initiated by Interrupts 17-9 10. Uart Timing Characteristics in Mode 0 10 MHz 11. A/D Converter Electrical Characteristics Parameter Symbol Test Conditions Min Typ Max Unit 12. LVR Low Voltage Reset Circuit Characteristics 17-12 Mechanical Data MAXMIN 18-1 QFP-1010 18-2 Sdip 19 S3P84E9 OTP Version19-1 44-QFP SDAT/TBPWM/P4.3 SCLK/INT10/P4.2VPP/TEST 19-2 REG Operating Mode CharacteristicsTest MEM 19-4 Development Tools ShineSasm Sama Assembler Target Boards OTPOTP Programming Socket Adapter Emulator SMDS2+ or SK-1000 TB84E5/84E9 Target Board 20-3 Power Selection Settings for TB84E5/84E9 To UserVcc Settings Operating Mode CommentsIdle LED Stop LED PIN DIP Socket TB84E5/84E9 Adapter Cable for 44pin Connector Package 20-6 S3C8- Series Mask ROM Order Form SEC S3C8- Series Request for Production AT Customer Risk Risk Order InformationCustomer Risk Order Agreement Order Quantity and Delivery Schedule S3C84E5/C84E9 Mask Option Selection Form Attachment Check oneProm Customer Checksum Company Name Signature Engineer