Manuals / Siemens / Computer Equipment / Personal Computer

Siemens S7-300 appendix Operating and display elements CPU 31x-2 PN/DP

Models: S7-300

1 244

Download 244 pages 25.52 Kb

Page 25

Operating and display elements 2.2 Operating and display elements: CPU 31x

2.2.3Operating and display elements: CPU 31x-2 PN/DP

Operating and display elements

	1	2	3
	BF1	SF
	BF2
		DC5V
		FRCE
		RUN
		STOP
			RUN
			STOP
			MRES
8
		LINK
		RX / TX	MAC-ADD.:
			X1-X2-X3
			X4-X5-X6
7	X1

MMC

4

5

6

X2

The figures show	the following CPU elements
(1)	Bus error indicators
(2)	Status and error displays
(3)	Slot for the Micro Memory Card (MMC), incl. the ejector
(4)	Mode selector switch
(5)	Status display of 2nd interface (X2)
(6)	2. Interface X2 (PN)
(7)	Power supply connection
(8)	1. Interface X1 (MPI/DP)

CPU 31xC and CPU 31x, Technical data	2-9
Manual, Edition 08/2004, A5E00105475-05

Image 25

Siemens S7-300 appendix Operating and display elements CPU 31x-2 PN/DP

Contents

Edition 08/2004 ManualPreface Safety Guidelines Required basic knowledge Purpose of the ManualArea of application IiiCE label ApprovalsTick mark StandardsThis manual is part of the S7-300 documentation package Documentation classificationAdditional information required Recycling and DisposalTable of contents Table of contents Index-1 Tables Retentivity of the RAM Xii Table A-1Overview Selecting and configuringInformation on Is available Guide to the S7-300 documentation CPU performance Programming Manual From Profibus DP to Profinet Operating and display elements of CPU 31xC Operating and display elements CPU 31xCX11 X12 Integrated I/Os of CPU 31xC CPU 314C-2 PtP, for example Slot for the Simatic Micro Memory Card MMCPower supply connection Mode selector switchReference Differences between the CPUsLED designation Color Meaning Status and Error Indicators CPU 31xCOperating and display elements CPU 312, 314, 315-2 DP Operating and display elements CPUOperating and display elements Mode selector switch is used to set the CPU operating mode Operating and display elements CPU 317-2 DP Use the mode selector switch to set the CPU operating mode Operating and display elements CPU 31x-2 PN/DP Slot for the Simatic Micro Memory Card MMC General status and error displays Status and error displays of the CPUDisplays for the X1 and X2 interfaces CPU 31xC and CPU 31x, Technical data Multi-Point Interface MPI InterfacesAvailability PropertiesOperating modes for CPUs with two DP interfaces Devices capable of MPI communicationS7-300 / S7-400 with MPI interface S7-200 19.2 kbps only MPI/DP interface Profibus DP interfaceDevices capable of Profibus DP communication Connecting to Industrial EthernetRequirements Properties of Profinet interface Devices capable of Profinet PN communicationSee also Profinet IO SystemTransmission rate Point to Point PtPDrivers Devices capable of PtP communicationOverview of communication services Communication servicesSelecting the communication service Overview of communication servicesOP communication PG communicationData exchanged by means of S7 basic communication Configuration Use in server mode for5 S7 communication Use as clientReduction ratio Global data communication MPI onlySend and receive conditions GD resources of the CPUs RoutingCPU 315-2 DP 315-2 PN/DPRouting network nodes MPI DP Number of routed connections Routing network nodes MPI DP Ethernet2 DP 317-2 PN/DPRequirements Configuration in Step Real installationRouting Example of a TeleService application PtP communication Data consistency What is PROFINET??Communication via Profinet only CPU 31x-2 PN/DP With PUT/GET functionsObjectives in Profinet What is Profinet CBA Component based Automation?Implementation of Profinet by us Further Information Extent of Profinet CBA and Profinet IO,2DWD9LHZ 352,17,2 Following graphic shows the new functions of Profinet IO Profinet IO System Extended Functions of Profinet IOGraphic displays Compatibility of the New Blocks Blocks in Profinet IO Chapter ContentProfinet PN New BlocksDetailed Information Compatibility of the new SSLs System status lists SSLs in Profinet IO Chapter ContentApplicability Data block for the configuration of the connection How to use open IE communicationOpen communication via Industrial Ethernet Requirements FunctionalityEstablishing a connection for communication DisconnectingData exchange Communication interruptionsS7 connections Snmp communication service Availability1 S7 connection as communication path Assignment of S7 connections Reservation during configurationConnection points Transition pointAssigning connections in the program Allocating connection resources to Ocms servicesTime sequence for allocation of S7 connection resources ExampleDistribution and availability of S7 connection resources Communication service DistributionDistribution of connection resources Total number Reserved for Free Connection S7 connections Availability of connection resourcesS7 basic ResourcesNumber of connection resources for routing Connection resources for routingExample of a CPU 314C-2 DP Example for a CPU 317-2 PN/DPDPV1 Requirement for using the DPV1 functionality with DP slavesDefinition DPV1 Extended functions of DPV1System blocks with DPV1 functionality Interrupt blocks with DPV1 functionalityProfibus DP FunctionalityCommunication 3.4 DPV1 CPU memory areas Memory areas and retentivityThree memory areas of your CPU Load memorySystem memory Retentivity of the load memory, system memory and RAMRAM Retentive data in load memoryRetentive data in RAM Retentivity of memory objectsRetentive behavior of memory objects Retentive behavior of a DB for CPUs with firmwareRUN-STOP Retentive behavior of a DB for CPUs with firmware =Address areas of system memory Address areas of system memoryProcess image Address areas DescriptionTime Process image updateConfigurable process image with CPU317 FW V2.3.0 or higher Retentivity of the load memory, system memory and RAM Local dataMMC as memory module for the CPU Properties of the Micro Memory Card MMCProperties of an MMC Useful life of an MMC MMC copy protectionGeneral Memory functions Memory functionsLoading user program from Micro Memory Card MMC to the CPU Memory functionsDownload of new blocks or delta downloads Handling with modulesUploading blocks CPU memory reset CPU memory reset and restartDeleting blocks Compressing blocksRestart warm start Introduction RecipesProcessing sequence Recipe Recipe nMemory concept Memory functions Measured values Measured value log filesWorking memory Evaluation of measured values Function principle Backup of project data to a Micro Memory Card MMCMemory concept Memory functions Reference Cycle time OverviewReference Execution time Overview Cycle timeMeaning of the term cycle time Time slice modelTime slices 1 ms each Sequence of cyclic program processingStep Sequence Extending the cycle time Calculating the cycle time Process image update+ 60 μs per rack Extending the user program processing timeConst Portions CPU FactorCycle control at the scan cycle check point CCP Process Diagnostic Time-of-dayWatchdog InterruptProgramming errors Access errors Extension of the cycle time due to errorDifferent cycle times Block processing times may fluctuateMaximum cycle time Communication loadExample 20 % communication load Example 50 % communication loadInfluence on the physical cycle time Physical cycle time depending on communication loadTips Cycle extension through component-based automation CBA Configuration during parameter assignmentRuntimes Extending the OB1 cycle timeProfibus Base load through Profibus devices Additional marginal conditionsTips and notes Response time Update times for Profinet IODefinition of response time Fluctuation width17 ms DP cycle times in the Profibus DP networkConditions for the shortest response time Shortest response timeCalculation Shortest response time is the sumDelay of outputs + DP cycle time at Profibus DP Delay of inputs + DP cycle time at Profibus DPLongest response time Conditions for the longest response timeReducing the response time Reducing the response time with direct I/O accessLongest response time is the sum Shortest response time Longest response timeCycle time Calculating method for calculating the cycle/response timeCycle extension through component-based automation CBA Shortest response time Longest response time Response timeInterrupt response time Process/diagnostic interrupt response times of the CPUsDefinition of interrupt response time Tv 200 μs + 1000 μs x n% Signal modulesProcess interrupt processing Reproducibility of delay interrupts and watchdog interruptsDefinition of Reproducibility ReproducibilityExample of cycle time calculation Sample calculationsCalculating the longest response time Sample of response time calculationCalculation of the longest response time Example of interrupt response time calculation Cycle and reaction times 5.6 Sample calculations Dimensions of CPU 31xC General technical dataWidth of CPU WidthPlug-in Simatic Micro Memory Cards Technical data of the Micro Memory Card MMCMaximum number of loadable blocks in the MMC Following memory modules are availableCPU 312C Technical dataData areas and their retentivity Technical dataAddress areas I/O S7 signaling functions Technical data AssemblyTesting and commissioning functions Interfaces 1st interface Communication functionsDimensions Technical data FunctionalityProgramming Integrated functionsCPU 313C Technical data of CPU 31xC 6.3 CPU 313CTechnical data Timers/counters and their retentivity Technical data Address areas I/O Technical data MPI KHz see the Manual Technological Functions Technical data Integrated I/OCPU 313C-2 PtP and CPU 313C-2 DP Technical data CPU 313C-2 PtP CPU 313C-2 DP CPU and versionMemory CPU 313C-2 PtP CPU 313C-2 DP Execution times CPU 313C-2 PtP CPU 313C-2 DPBlocks CPU 313C-2 PtP CPU 313C-2 DP Assembly CPU 313C-2 PtP CPU 313C-2 DPAddress areas I/O CPU 313C-2 PtP CPU 313C-2 DP S7 signaling functions CPU 313C-2 PtP CPU 313C-2 DP Technical data CPU 313C-2 PtP CPU 313C-2 DPTime-of-day CPU 313C-2 PtP CPU 313C-2 DP Interfaces CPU 313C-2 PtP CPU 313C-2 DP 1st interface DP master GSD file Technical data CPU 313C-2 PtP CPU 313C-2 DP DP slavePoint-to-point communication Programming CPU 313C-2 PtP CPU 313C-2 DPVoltages and currents CPU 313C-2 PtP CPU 313C-2 DP Dimensions CPU 313C-2 PtP CPU 313C-2 DPCPU 314C-2 PtP and CPU 314C-2 DP Technical data CPU 314C-2 PtP CPU 314C-2 DP CPU and versionMemory CPU 314C-2 PtP CPU 314C-2 DP Execution times CPU 314C-2 PtP CPU 314C-2 DPBlocks CPU 314C-2 PtP CPU 314C-2 DP Assembly CPU 314C-2 PtP CPU 314C-2 DPAddress areas I/O CPU 314C-2 PtP CPU 314C-2 DP S7 signaling functions CPU 314C-2 PtP CPU 314C-2 DP Technical data CPU 314C-2 PtP CPU 314C-2 DPTime-of-day CPU 314C-2 PtP CPU 314C-2 DP Interfaces CPU 314C-2 PtP CPU 314C-2 DP 1st interface 2nd interface CPU 314C-2 PtP CPU 314C-2 DP Programming CPU 314C-2 PtP CPU 314C-2 DP Technical data CPU 314C-2 PtP CPU 314C-2 DP DP slaveIntegrated I/O CPU 314C-2 PtP CPU 314C-2 DP Voltages and currents CPU 314C-2 PtP CPU 314C-2 DP Dimensions CPU 314C-2 PtP CPU 314C-2 DPCPU 312C Pin-out of the integrated DI/DO connector Technical data of the integrated I/OArrangement and usage of integrated I/Os Block diagram of the integrated digital I/O Standard Interrupt Count Posi-1 Input Tioning 1L+ 2L+ Controller See also Analog I/O Wiring of the current/voltage inputsMeasurement principle Maximum frequency of the input signal is 400 HzIntegrated hardware low-pass filter Principle of interference suppression with Step Input filters software filter50 Hz interference suppression Outputs not connected Inputs not connectedValue range Default Range of efficiency ConfigurationParameters of standard DI Byte 3 reserved ByteByte 6 Byte 7 reservedParameters of standard AI Parameters of standard doThere are no parameters for standard digital outputs See also .3 in the Module Data Reference ManualParameters of standard AO Parameters Value range Default Range of efficiency\WH \WH \WH \WH \WH Parameter for technological functions\WH Interrupt inputs InterruptsStart information for OB40 Byte Variables Data type DescriptionDigital inputs DiagnosticsStandard I/O Technological functionsFunctions Manual Fast digital outputs Digital outputsTechnological functions use fast digital outputs 13 Technical data of digital outputs CPU 31xC and CPU 31x, Technical data Analog inputs Technical data Module-specific dataVoltage, currents, potentials Analog value generationStatus, interrupts, diagnostics Interference suppression, error limitsEncoder selection data Analog outputs Actuator selection data Technical data of CPU 31xC CPU 31xC and CPU 31x, Technical data Dimensions of CPU Technical data of CPUTechnical data of CPU 31x 7.1 General technical data CPU Technical data Data areas and their retentivity Technical data Technical data Communication functions Mounting dimensions W x H x D mm 40 x 125 x Weight 270 g Technical data for the CPU Technical data Data areas and their retentivity Technical data Number of entries not configurable Max Mounting dimensions W x H x D mm 40 x 125 x Weight 280 g CPU 315-2 DP Technical data Data areas and their retentivity Technical data Diagnostic buffer Yes Number of entries not configurable Max 2nd interface Technical data DP slave CPU 315-2 PN/DP Technical data Technical data Assembly Parameters of SFBs/FBs and SFC/FC of the S7 CBA at 50 % communication load Transmission speed Up to 12 Mbps Number of DP slaves 124 Profinet IO CPU 317-2 DP Technical data Voltages and currentsTechnical data Timers/counters and their retentivity Technical data CPU 317-2 DP Technical data S7 signaling functionsMPI DP slave Except for DP slave at both interfaces GSD file CPU 317-2 PN/DP Technical data Analog channels 4096/4096 Those local 256/256 Communication functions Routing Interface X1 configured as Yes MPI Profinet IO Technical data Voltages and currents Area of applicability Information about upgrading to a CPU 31xC or CPUWho should read this information? If you have used one of the following CPUs in the pastSFC 56, SFC 57 and SFC 13 which work asynchronously Changed behavior of certain SFCsDPV1 Hereafter calledSFC 54 Rddparm SFC 20 BlkmovActivating / deactivating DP slaves via SFC SFCs that may return other resultsPrevious response by the CPU with Stop status New response by the CPUConverting the diagnostic addresses of DP slaves Converting the diagnostic addresses of DP slavesRuntimes that change while the program is running Runtimes that change while the program is runningReusing existing hardware configurations Reusing existing hardware configurationsReplacing a CPU 31xC/31x Replacing a CPU 31xC/31xConsistent data 10 PG/OP functions Load memory concept for the CPU 31xC/31xRouting for the CPU 31xC/31x as an intelligent slave Changed retentive behavior for CPUs with firmware = Changed retentive behavior for CPUs with firmware =Procedure Asic Bus Backup memoryBus segment Clock flag bitsCPU Data, temporary Default RouterDeterminism DeviceDPV1 Ertec Functional ground Function blockGD circuit GD elementHub GSD fileIndustrial Ethernet Instance data blockInterrupt, diagnostic Interrupt, delayInterrupt, update Interrupt, processLAN NCM PC MPINetwork Nesting depthNon-isolated OB priorityPNO PLCProfibus DP ProfibusProfinet Asic ProfinetProfinet CBA Profinet ComponentProfinet IO Real Time ProxyReduction factor Reference groundSFC SFBSimatic NCM PC SimaticSimatic NET SnmpStep Timer System diagnosticsTimers System functionTopology TokenTwisted Pair UngroundedGlossary-23 WANGlossary-24 Index Index Index-3 Index