Texas Instruments warranty TMS320C6727, TMS320C6726, TMS320C6722, UHPI HRDY AMUTE2/HINT

Models: TMS320C6726 TMS320C6722 TMS320C6727

1 114
Download 114 pages 15.41 Kb
Page 57
Image 57
UHPI_HBE[3:0]

TMS320C6727, TMS320C6726, TMS320C6722

Floating-Point Digital Signal Processors

www.ti.com

SPRS268E –MAY 2005 –REVISED JANUARY 2007

Figure 4-16illustrates the Multiplexed Host Address/Data Fullword Mode hookup between the C672x DSP and an external host microcontroller. In this mode, all 32 bits of UHPI_HD[31:0] are used and the host can access HPIA, HPID, and HPIC in a single bus cycle.

DSP

(A)

EM_D[31:16]/UHPI_HA[15:0]

UHPI_HCNTL[1:0]

UHPI_HD[15:0]

UHPI_HD[16]/HHWIL

UHPI_HD[31:17]

UHPI_HAS(B)

UHPI_HBE[3:0]

UHPI_HRW

UHPI_HDS[2]

UHPI_HDS[1]

UHPI_HCS

UHPI_HRDY

AMUTE2/HINT

UHPI_HRDY NC

External Host MCU

A[x:y](C)

D[15:0]

D[16]

D[31:17]

BE[3:0](D)

R/W

WE(E)

RD(E)

CS

RDY

INTERRUPT

A.May be used as EM_D[31:16]

B.Optional for hosts supporting multiplexed address and data. Pull up if not used. Low when address is on the bus.

C.Two host address lines or host GPIO if address lines are not available.

D.Byte Enables (active during reads and writes). Some processors support a byte-enable mode on their write enable pins.

E.Only required if needed for strobe timing. Not required if CS meets strobe timing requirements.

Figure 4-16. UHPI Multiplexed Host Address/Data Fullword Mode

Submit Documentation Feedback

Peripheral and Electrical Specifications

57

Page 57
Image 57
Texas Instruments TMS320C6727, TMS320C6726, TMS320C6722, Floating-PointDigital Signal Processors, UHPI HRDY AMUTE2/HINT