Uhpi Electrical Data/Timing | Texas Instruments TMS320C6726 specification

TMS320C6727, TMS320C6726, TMS320C6722

Floating-Point Digital Signal Processors

www.ti.com

SPRS268E –MAY 2005 –REVISED JANUARY 2007

4.12.3 UHPI Electrical Data/Timing

4.12.3.1 Universal Host-Port Interface (UHPI) Read and Write Timing

Table 4-15and Table 4-16assume testing over recommended operating conditions (see Figure 4-21through Figure 4-24).

Table 4-15. UHPI Read and Write Timing Requirements(1) (2)

NO.			MIN	MAX UNIT
9	tsu(HASL-DSL)	Setup time, UHPI_HAS low before DS falling edge	5	ns
10	th(DSL-HASL)	Hold time, UHPI_HAS low after DS falling edge	2	ns
11	tsu(HAD-HASL)	Setup time, HAD valid before UHPI_HAS falling edge	5	ns
12	th(HASL-HAD)	Hold time, HAD valid after UHPI_HAS falling edge	5	ns
13	tw(DSL)	Pulse duration, DS low	15	ns
14	tw(DSH)	Pulse duration, DS high	2P	ns
15	tsu(HAD-DSL)	Setup time, HAD valid before DS falling edge	5	ns
16	th(DSL-HAD)	Hold time, HAD valid after DS falling edge	5	ns
17	tsu(HD-DSH)	Setup time, HD valid before DS rising edge	5	ns
18	th(DSH-HD)	Hold time, HD valid after DS rising edge	0	ns
37	tsu(HCSL-DSL)	Setup time, UHPI_HCS low before DS falling edge	0	ns
38	th(HRDYH-DSL)	Hold time, DS low after UHPI_HRDY rising edge	1	ns

(1)P = SYSCLK2 period

(2)DS refers to HSTROBE. HD refers to UHPI_HD[31:0]. HDS refers to UHPI_HDS[1] or UHPI_HDS[2]. HAD refers to UHPI_HCNTL[0], UHPI_HCNTL[1], UHPI_HHWIL, and UHPI_HRW.

62

Peripheral and Electrical Specifications

Submit Documentation Feedback

Image 62

Texas Instruments TMS320C6726 Uhpi Electrical Data/Timing, Universal Host-Port Interface Uhpi Read and Write Timing

Contents

Features TMS320C6727, TMS320C6726, TMS320C6722 DSPs Description Submit Documentation Feedback Device Compatibility Functional Block Diagram Contents Package Thermal Resistance Characteristics Hardware Features Device CharacteristicsCharacteristics of the C672x Processors C6726 Enhanced C67x+ CPU CPU Data Paths CPU Interrupt Assignments CPU Interrupt AssignmentsNew Floating-Point Instructions for C67x+ CPU Instruction FLOATING-POINT Improves Operation Internal Program/Data ROM and RAM Byte Bank Program Cache Control Registers Cache ModeProgram Cache Register Name Byte Address Description High-Performance Crossbar Switch Block Diagram of Crossbar Switch Bus Bridges Label Bridge Description Master Clock Target Clock BIT no Name Reset Value Read Write Description Csprst Ffff Memory Map SummaryC672x Memory Map Boot Mode Uhpihcs Boot ModesRequired Boot Pin Settings at Device Reset SPI0SIMO SPI0CLK BIT no Name Description PINCAP7 PINCAP15 Pin Assignments Pin Maps Pin Low-Profile Quad Flatpack RFP Suffix-Top View 12. Terminal Functions Signal Name RFP GDHTerminal Functions ZDH IO/I IPD Description ZDH AFSR0 AHCLKR0/AHCLKR1ACLKR0 AHCLKX0/AHCLKX2 Power Pins 256-Terminal GDH/ZDH Package Power Pins 144-Pin RFP Package Device Support DevelopmentDevelopment Support Device Family TMS 320 C6727 GDH a 250Prefix Device Speed Range Package Type ‡ § Documentation Support C672x devices are documented in the tools v6.0 documentation Options for Configuring SPI0, I2C0, and I2C1 Device Configuration RegistersDevice-Level Configuration Registers Peripheral Pin Multiplexing Options Configuration Option Peripheral Options for Configuring SPI1, McASP0, and McASP1 Data PinsOptions for Configuring Emif and Uhpi C6727 Only Peripheral Pin Multiplexing Control Priority of Control of Data Output on Multiplexed Pins PIN First Priority Second Priority Third Priority Recommended Operating Conditions1 Electrical SpecificationsAbsolute Maximum Ratings1 Unit II, IOZ Parameter Test Conditions MIN TYP MAX UnitDvdd GDH, CV Tester Pin Electronics Parameter InformationParameter Information Device-Specific Information Timing Parameter Symbology Power-Supply Decoupling Power SuppliesPower-Supply Sequencing Reset Timing Requirements ResetReset Electrical Data/Timing MIN MAX Unit Dual Data Movement Accelerator dMAX DMAX Device-Specific Information REQ DMAXRAM REQ RAM Submit Documentation Feedback DMAX Peripheral Event Input Assignments Event Number Event Acronym Event Description Byte Address Register Name Description DMAX Configuration RegistersDMAX Peripheral Registers Descriptions External Interrupts External Memory Interface Emif Emif Device-Specific Information Emras ResetDSP Emif Emwe EMWEDQM0 EmcasEmclk EMWEDQM1 Emif Peripheral Registers Descriptions Emif Registers Emif Sdram Interface Timing Requirements Emif Sdram Interface Switching CharacteristicsEmif Electrical Data/Timing Parameter MIN MAX Unit Emif Asynchronous Interface Switching Characteristics1 Emif Asynchronous Interface Timing Requirements1 Basic Sdram Read Operation Basic Sdram Write Operation EmclkEmras Emcas Emwe Asynchronous Read WE Strobe Mode 10. Asynchronous Read Select Strobe Mode 11. Asynchronous Write WE Strobe Mode 12. Asynchronous Write Select Strobe Mode 13. Emwait Timing Requirements Uhpi Device-Specific Information 10. HPI Access Types Selected by UHPIHCNTL10Universal Host-Port Interface Uhpi C6727 Only Uhpi Major Modes on C672x Uhpihasb DSPUHPIHD16/HHWIL Uhpihrw UHPIHDS2G UHPIHDS1G Uhpihcs Uhpihrdy AMUTE2/HINT 16. Uhpi Multiplexed Host Address/Data Fullword Mode External Host MCU AxyC D150 D16 D3117 BE30D 17. Uhpi Non-Multiplexed Host Address/Data Fullword Mode External Host MCU A172 AxyA D150 D16 D3117 BE30C Uhpi Peripheral Registers Descriptions 11. Uhpi Configuration RegistersDevice-Level Configuration Registers Controlling Uhpi Uhpi Internal Registers BIT no Name Reset Read Description Value Write Bytead Full Nmux Pagem ENA Hpiamsb Description BIT no Name Reset Read Value Write318 Reserved Hpiaumb Description 15. Uhpi Read and Write Timing Requirements1 Uhpi Electrical Data/TimingUniversal Host-Port Interface Uhpi Read and Write Timing 16. Uhpi Read and Write Switching Characteristics1 Valid Read data Write data UHPIHDSxRead Write UHPIHA150 22. Multiplexed Read Timings Using Uhpihas Uhpihcs Uhpihas UHPIHCNTL10 Uhpihrw Uhpihhwil Hstrobe a 23. Multiplexed Read Timings With Uhpihas Held High 24. Multiplexed Write Timings With Uhpihas Held High Multichannel Audio Serial Ports McASP0, McASP1, and McASP2 GIO 17. McASP Configurations on C672x DSP DIT Clock Pins Data Pins Comments Register Byte Description Name Address Device-Level Configuration Registers Controlling McASPMcASP Peripheral Registers Descriptions McASP Internal Registers DITCSRA0 XclkchkXevtctl DITCSRA1 0x4500 020C XBUF3 Transmit buffer register for serializer AMUTEIN0 Description AMUTEIN0313 Reserved AMUTEIN1 AMUTEIN1 Description AMUTEIN2 AMUTEIN2 22. McASP Timing Requirements1 McASP Electrical Data/TimingMultichannel Audio Serial Port McASP Timing 23. McASP Switching Characteristics1 29. McASP Input Timings ACLKR/X Clkrp = Clkxp = 0A ACLKR/X Clkrp = Clkxp = 1B 30. McASP Output Timings ACLKR/X Clkrp = Clkxp = 1A ACLKR/X Clkrp = Clkxp = 0B Serial Peripheral Interface Ports SPI0, SPI1 SPI Device-Specific Information Slave SPI SPIxSCS SPIxENA SPIxCLK SPIxSOMI SPIxSIMOMaster SPI SPI0 SPI1 Register Name Description Byte Address 24. SPIx Configuration RegistersSPI Peripheral Registers Descriptions 25. General Timing Requirements for SPIx Master Modes1 SPI Electrical Data/TimingSerial Peripheral Interface SPI Timing 26. General Timing Requirements for SPIx Slave Modes1 27. Additional1 SPI Master Timings, 4-Pin Enable Option2 MIN MAX Unit 2P 29. Additional1 SPI Master Timings, 5-Pin Option2 30. Additional1 SPI Slave Timings, 4-Pin Enable Option2 31. Additional1 SPI Slave Timings, 4-Pin Chip Select Option2 32. Additional1 SPI Slave Timings, 5-Pin Option2 33. SPI Timings-Master Mode 34. SPI Timings-Slave Mode 35. SPI Timings-Master Mode 4-Pin and 5-Pin 36. SPI Timings-Slave Mode 4-Pin and 5-Pin Inter-Integrated Circuit Serial Ports I2C0, I2C1 15.1 I2C Device-Specific Information Register Name Description Byte Address 33. I2Cx Configuration Registers15.2 I2C Peripheral Registers Descriptions Inter-Integrated Circuit I2C Timing 35. I2C Switching Characteristics115.3 I2C Electrical Data/Timing 34. I2C Input Timing Requirements I2CxSDA I2CxSCL Stop Start Repeated 35. I2C Switching CharacteristicsParameter Watchdog Key Register Bit Key RTI Interrupt Real-Time Interrupt RTI Timer With Digital Watchdog16.1 RTI/Digital Watchdog Device-Specific Information 36. RTI Registers Device-Level Configuration Registers Controlling RTI16.2 RTI/Digital Watchdog Registers Descriptions RTI Internal Registers Rtidwdprld RtiintflagRtidwdctrl Rtiwdstatus External Clock Input From Oscillator or Clkin Pin 38. Recommended On-Chip Oscillator Components Clock Electrical Data/Timing 39. Clkin Timing Requirements Phase-Locked Loop PLL PLL Device-Specific Information Board Parameter Default Value Allowed Setting or Range40. Allowed PLL Operating Conditions EMI PLL Registers Descriptions 41. PLL Controller Registers Spio CODEC, DIRADC, DAC, DSD RTI ADDS/CHANGES/DELETES Thermal Characteristics for RFP Package Package Thermal Resistance CharacteristicsThermal Characteristics for GDH/ZDH Package Standoff Height Standoff Height PowerPAD PCB Footprint Packaging InformationPage Qty Orderable Device Status Package Pins Package Eco PlanMSL Peak Temp Page Page Important Notice