Manuals
/
Texas Instruments
/
Computer Equipment
/
Network Router
Texas Instruments
28xxx, TMS320x28xx manual Reference Guide
Models:
28xxx
TMS320x28xx
1
1
119
119
Download
119 pages
2.85 Kb
1
2
3
4
5
6
7
8
<
>
1. Time-Base Submodule Block Diagram
1. Submodule Configuration Parameters
Proper Interrupt Initialization Procedure
14. Dead-Band Generator Rising Edge Delay Register DBRED
2. Submodules and Signal Connections for an ePWM Module
Phase Locking the Time-Base Clocks of Multiple ePWM Modules
∙ Mode 2-5 Classical Dead-Band Polarity Settings
How to
Applications to Power Topologies
19. Trip-Zone Enable Interrupt Register TZEINT
Page 1
Image 1
TMS320x28xx, 28xxx Enhanced Pulse
Width
Modulator (ePWM) Module
Reference Guide
Literature Number: SPRU791D
November
2004–Revised
October 2007
Page 2
Page 1
Image 1
Page 2
Contents
TMS320x28xx, 28xxx Enhanced Pulse Width Modulator ePWM Module
Reference Guide
Submit Documentation Feedback
SPRU791D-November 2004-Revised October
Contents
Controlling Multiple Half H-Bridge HHB Converters
List of Figures
List of Figures
Event-Trigger SOCB Pulse Generator
List of Tables
Submit Documentation Feedback
SPRU791D-November 2004-Revised October
Preface
Read This First
Related Documentation From Texas Instruments
Data Manuals
Application Reports
Tools Guides
Related Documentation From Texas Instruments
TMS320C28x, C28x are trademarks of Texas Instruments
Trademarks
Submit Documentation Feedback
SPRU791D-November 2004-Revised October
Chapter
Introduction
Introduction
Submodule Overview
1.2 Submodule Overview
1.1 Introduction
Submodule Overview
Figure 1-1. Multiple ePWM Modules
∙ PWM output signals EPWMxA and EPWMxB
Figure 1-2. Submodules and Signal Connections for an ePWM Module
∙ Trip-zone signals TZ1 to TZ6
∙ ADC start-of-conversion signals EPWMxSOCA and EPWMxSOCB
Register Mapping
1.3 Register Mapping
Offset
Register Mapping
Submit Documentation Feedback
Overview
ePWM Submodules
Time-Base TB Submodule
Counter-Compare CC Submodule
2.1 Overview
Table 2-1. Submodule Configuration Parameters
Overview
Submit Documentation Feedback
Example 2-1. Constant Definitions Used in the Code Examples
Table 2-1. Submodule Configuration Parameters continued
Overview
Submit Documentation Feedback
Overview
Example 2-1. Constant Definitions Used in the Code Examples continued
Submit Documentation Feedback
2.2 Time-Base TB Submodule
Figure 2-1. Time-Base Submodule Block Diagram
2.2.1 Purpose of the Time-Base Submodule
2.2.2 Controlling and Monitoring the Time-base Submodule
Figure 2-2. Time-Base Submodule Signals and Registers
Table 2-2. Time-Base Submodule Registers
2.2.3 Calculating PWM Period and Frequency
Table 2-3. Key Time-Base Signals
∙ Up-Down-Count Mode
∙ Up-Count Mode
2.2.3.1 Time-Base Period Shadow Register
Figure 2-3. Time-Base Frequency and Period
∙ Active Register
∙ Shadow Register
Figure 2-4. Time-Base Counter Synchronization Scheme
2.2.3.2 Time-Base Counter Synchronization
Figure 2-5. Time-Base Counter Synchronization Scheme
∙ EPWMxSYNCI Synchronization Input Pulse
Figure 2-6. Time-Base Counter Synchronization Scheme
∙ Software Forced Synchronization Pulse
2.2.5 Time-base Counter Modes and Timing Waveforms
2.2.4 Phase Locking the Time-Base Clocks of Multiple ePWM Modules
Figure 2-7. Time-Base Up-Count Mode Waveforms
Event
Figure 2-8. Time-Base Down-Count Mode Waveforms
Time-Base TB Submodule
Event
2.3 Counter-Compare CC Submodule
Figure 2-11 illustrates the counter-compare submodule within the ePWM
Figure 2-11. Counter-Compare Submodule
2.3.2 Controlling and Monitoring the Counter-Compare Submodule
2.3.1 Purpose of the Counter-Compare Submodule
Table 2-4. Counter-Compare Submodule Registers
Figure 2-12. Detailed View of the Counter-Compare Submodule
2.3.3 Operational Highlights for the Counter-Compare Submodule
Table 2-5. Counter-Compare Submodule Key Signals
2.3.4 Count Mode Timing Waveforms
∙ Shadow Mode
Figure 2-13. Counter-Compare Event Waveforms in Up-Count Mode
∙ Up-down-count mode used to generate a symmetrical PWM waveform
Figure 2-14. Counter-Compare Events in Down-Count Mode
Counter-Compare CC Submodule
Synchronization Event
Synchronization Event
2.4.1 Purpose of the Action-Qualifier Submodule
2.4 Action-Qualifier AQ Submodule
Figure 2-17. Action-Qualifier Submodule
Table 2-6. Action-Qualifier Submodule Registers
Table 2-7. Action-Qualifier Submodule Possible Input Events
Figure 2-18. Action-Qualifier Submodule Inputs and Outputs
∙ Set High
∙ Clear Low
Page
Table 2-8. Action-Qualifier Event Priority for Up-Down-Count Mode
2.4.3 Action-Qualifier Event Priority
Table 2-9. Action-Qualifier Event Priority for Up-Count Mode
Table 2-10. Action-Qualifier Event Priority for Down-Count Mode
When using up-count mode to generate an asymmetric PWM
2.4.4 Waveforms for Common Configurations
See the Using Enhanced Pulse Width Modulator ePWM Module for 0-100%
Table 2-11. Behavior if CMPA/CMPB is Greater than the Period
Figure 2-20. Up-Down-Count Mode Symmetrical Waveform
Example 2-2. Code Sample for Figure
EPWMxB-Active High
Action-Qualifier AQ Submodule
Action-Qualifier AQ Submodule
EPWMxB-Active Low
EPWMxA
Example 2-3. Code Sample for Figure
Action-Qualifier AQ Submodule
Submit Documentation Feedback
Action-Qualifier AQ Submodule
Example 2-4. Code Sample for Figure
Submit Documentation Feedback
Example 2-5. Code Sample for Figure
EPWMxA and EPWMxB - Active Low
Action-Qualifier AQ Submodule
Example 2-6. Code Sample for Figure
EPWMxA and EPWMxB - Complementary
Action-Qualifier AQ Submodule
Example 2-7. Code Sample for Figure
EPWMxA-Active Low
Action-Qualifier AQ Submodule
Submit Documentation Feedback
2.5.1 Purpose of the Dead-Band Submodule
2.5 Dead-Band Generator DB Submodule
2.5.2 Controlling and Monitoring the Dead-Band Submodule
Figure 2-27. DeadBand Submodule
∙ Mode 2-5 Classical Dead-Band Polarity Settings
Figure 2-28. Configuration Options for the Dead-Band Submodule
2.5.3 Operational Highlights for the Dead-Band Submodule
∙ Input Source Selection
Table 2-13. Classical Dead-Band Operating Modes
action-qualifier submodule to generate the signal as shown for EPWMxA
Dead-Band Generator DB Submodule
Submit Documentation Feedback
Figure 2-29. Dead-Band Waveforms for Typical Cases 0% Duty 100%
Figure 2-29 shows waveforms for typical cases where 0% duty 100%
Dead-Band Generator DB Submodule
Submit Documentation Feedback
FED = DBFED × TTBCLK RED = DBRED × TTBCLK
2.6.1 Purpose of the PWM-Chopper Submodule
2.6 PWM-Chopper PC Submodule
2.6.2 Controlling the PWM-Chopper Submodule
2.6.3 Operational Highlights for the PWM-Chopper Submodule
Figure 2-31. PWM-Chopper Submodule Operational Details
2.6.4 Waveforms
PWM-Chopper PC Submodule
Pulses
2.6.4.1 One-Shot Pulse
Table 2-16. Possible Pulse Width Values for SYSCLKOUT = 100 MHz
Start OSHT pulse EPWMxA in PSCLK Prog. pulse width OSHTWTH OSHT
Sustaining Pulses
2.6.4.2 Duty Cycle Control
87.5%
PSCLK Period
2.7.1 Purpose of the Trip-Zone Submodule
2.7 Trip-Zone TZ Submodule
Figure 2-35. Trip-Zone Submodule
2.7.3 Operational Highlights for the Trip-Zone Submodule
2.7.2 Controlling and Monitoring the Trip-Zone Submodule
Table 2-17. Trip-Zone Submodule Registers
∙ Cycle-by-Cycle CBC
Table 2-18. Possible Actions On a Trip Event
Example 2-8. Trip-Zone Configurations
Scenario A
Scenario B
Figure 2-36. Trip-Zone Submodule Mode Control Logic
2.7.4 Generating Trip Event Interrupts
Trip-Zone TZ Submodule
Figure 2-37. Trip-Zone Submodule Interrupt Logic
2.8 Event-Trigger ET Submodule
Figure 2-38. Event-Trigger Submodule
2.8.1 Operational Overview of the Event-Trigger Submodule
Signals
Table 2-19. Event-Trigger Submodule Registers
input =
Figure 2-41. Event-Trigger Interrupt Generator
Figure 2-43. Event-Trigger SOCB Pulse Generator
Figure 2-42. Event-Trigger SOCA Pulse Generator
Event-Trigger ET Submodule
Submit Documentation Feedback
Submit Documentation Feedback
SPRU791D-November 2004-Revised October
Key Configuration Capabilities
Applications to Power Topologies
Overview of Multiple Modules
Frequencies
3.1 Overview of Multiple Modules
3.2 Key Configuration Capabilities
Figure 3-1. Simplified ePWM Module
Controlling Multiple Buck Converters With Independent Frequencies
3.3 Controlling Multiple Buck Converters With Independent Frequencies
Submit Documentation Feedback
Controlling Multiple Buck Converters With Independent Frequencies
Indicates this event triggers an ADC start
Controlling Multiple Buck Converters With Independent Frequencies
Controlling Multiple Buck Converters With Independent Frequencies
Example 3-1. Configuration for Example in Figure
Submit Documentation Feedback
Figure 3-5. Control of Four Buck Stages. Note FPWM2 = N x FPWM1
3.4 Controlling Multiple Buck Converters With Same Frequencies
Controlling Multiple Buck Converters With Same Frequencies
Figure 3-6. Buck Waveforms for Figure 3-5 Note FPWM2 = FPWM1
Controlling Multiple Buck Converters With Same Frequencies
Example 3-2. Code Snippet for Configuration in Figure
Submit Documentation Feedback
Figure 3-7. Control of Two Half-H Bridge Stages FPWM2 = N x FPWM1
3.5 Controlling Multiple Half H-Bridge HHB Converters
Controlling Multiple Half H-Bridge HHB Converters
Example 3-3. Code Snippet for Configuration in Figure
3.6 Controlling Dual 3-Phase Inverters for Motors ACI and PMSM
Submit Documentation Feedback
Controlling Dual 3-Phase Inverters for Motors ACI and PMSM
Controlling Dual 3-Phase Inverters for Motors ACI and PMSM
Controlling Dual 3-Phase Inverters for Motors ACI and PMSM
Example 3-4. Code Snippet for Configuration in Figure
Submit Documentation Feedback
Figure 3-11. Configuring Two PWM Modules for Phase Control
3.7 Practical Applications Using Phase Control Between PWM Modules
3.8 Controlling a 3-Phase Interleaved DC/DC Converter
Controlling a 3-Phase Interleaved DC/DC Converter
Figure 3-13. Control of a 3-Phase Interleaved DC/DC Converter
=240
Controlling a 3-Phase Interleaved DC/DC Converter
Figure 3-14. 3-Phase Interleaved DC/DC Converter Waveforms for Figure
Controlling a 3-Phase Interleaved DC/DC Converter
Example 3-5. Code Snippet for Configuration in Figure
Submit Documentation Feedback
Figure 3-15. Controlling a Full-H Bridge Stage FPWM2 = FPWM1
3.9 Controlling Zero Voltage Switched Full Bridge ZVSFB Converter
Figure 3-16. ZVS Full-H Bridge Waveforms
Controlling Zero Voltage Switched Full Bridge ZVSFB Converter
Controlling Zero Voltage Switched Full Bridge ZVSFB Converter
Example 3-6. Code Snippet for Configuration in Figure
Submit Documentation Feedback
Submit Documentation Feedback
SPRU791D-November 2004-Revised October
Time-Base Submodule Registers
Registers
Counter-Compare Submodule Registers
Action-Qualifier Submodule Registers
Table 4-2. Time-Base Phase Register TBPHS Field Descriptions
Figure 4-2. Time-Base Phase Register TBPHS
4.1 Time-Base Submodule Registers
Figure 4-1. Time-Base Period Register TBPRD
Table 4-4. Time-Base Control Register TBCTL Field Descriptions
Figure 4-4. Time-Base Control Register TBCTL
Time-Base Submodule Registers
Submit Documentation Feedback
Submit Documentation Feedback
Time-Base Submodule Registers
Figure 4-5. Time-Base Status Register TBSTS
4.2 Counter-Compare Submodule Registers
Table 4-5. Time-Base Status Register TBSTS Field Descriptions
Figure 4-6. Counter-Compare A Register CMPA
Figure 4-7. Counter-Compare B Register CMPB
Table 4-6. Counter-Compare A Register CMPA Field Descriptions
Table 4-7. Counter-Compare B Register CMPB Field Descriptions
Counter-Compare Submodule Registers
Figure 4-8. Counter-Compare Control Register CMPCTL
4.3 Action-Qualifier Submodule Registers
Table 4-8. Counter-Compare Control Register CMPCTL Field Descriptions
Action-Qualifier Submodule Registers
Action-Qualifier Submodule Registers
Figure 4-9. Action-Qualifier Output A Control Register AQCTLA
Submit Documentation Feedback
Action-Qualifier Submodule Registers
Figure 4-10. Action-Qualifier Output B Control Register AQCTLB
Submit Documentation Feedback
Figure 4-11. Action-Qualifier Software Force Register AQSFRC
Figure 4-13. Dead-Band Generator Control Register DBCTL
4.4 Dead-Band Submodule Registers
Dead-Band Submodule Registers
Submit Documentation Feedback
Submit Documentation Feedback
Dead-Band Submodule Registers
Figure 4-15. Dead-Band Generator Falling Edge Delay Register DBFED
Figure 4-14. Dead-Band Generator Rising Edge Delay Register DBRED
4.5 PWM-Chopper Submodule Control Register
Figure 4-16. PWM-Chopper Control Register PCCTL
PWM-Chopper Control Register PCCTL Bit Descriptions continued
4.6 Trip-Zone Submodule Control and Status Registers
Trip-Zone Submodule Control and Status Registers
Submit Documentation Feedback
Trip-Zone Submodule Control and Status Registers
Figure 4-17. Trip-Zone Select Register TZSEL
Submit Documentation Feedback
Figure 4-18. Trip-Zone Control Register TZCTL
Figure 4-19. Trip-Zone Enable Interrupt Register TZEINT
Table 4-18. Trip-Zone Control Register TZCTL Field Descriptions
Trip-Zone Submodule Control and Status Registers
Table 4-20. Trip-Zone Flag Register TZFLG Field Descriptions
Figure 4-20. Trip-Zone Flag Register TZFLG
Trip-Zone Submodule Control and Status Registers
Submit Documentation Feedback
Figure 4-21. Trip-Zone Clear Register TZCLR
4.7 Event-Trigger Submodule Registers
Table 4-21. Trip-Zone Clear Register TZCLR Field Descriptions
Figure 4-22. Trip-Zone Force Register TZFRC
Table 4-23. Event-Trigger Selection Register ETSEL Field Descriptions
Figure 4-23. Event-Trigger Selection Register ETSEL
Bits
Name
Table 4-24. Event-Trigger Prescale Register ETPS Field Descriptions
Figure 4-24. Event-Trigger Prescale Register ETPS
Event-Trigger Submodule Registers
Submit Documentation Feedback
Name
Figure 4-25. Event-Trigger Flag Register ETFLG
Description
Submit Documentation Feedback
Figure 4-26. Event-Trigger Clear Register ETCLR
Table 4-25. Event-Trigger Flag Register ETFLG Field Descriptions
Table 4-26. Event-Trigger Clear Register ETCLR Field Descriptions
Event-Trigger Submodule Registers
Proper Interrupt Initialization Procedure
4.8 Proper Interrupt Initialization Procedure
Figure 4-27. Event-Trigger Force Register ETFRC
Table 4-27. Event-Trigger Force Register ETFRC Field Descriptions
Submit Documentation Feedback
SPRU791D-November 2004-Revised October
Appendix A
Revision History
Table A-1. Changes for Revision D
SPRU791D-November 2004-Revised October
Appendix A
Table A-1. Changes for Revision D continued
Section
Submit Documentation Feedback
IMPORTANT NOTICE
power.ti.com
Products
Applications