EXTOUTDATA90 PO44F | Atmel SpW-10X specs

			SpW-10X			Ref.: UoD_SpW-10X_
			SpaceWire Router					UserManual
						Issue:	3.4
			User Manual
						Date:		11th July 2008


98		VSSB	GND		Ground

99		VDDB	3V3		Power

100		EXTOUTDATA9(0)	PO44F		External FIFO port		9 output data

101		EXTOUTDATA9(1)	PO44F		External FIFO port		9 output data

102		EXTOUTDATA9(2)	PO44F		External FIFO port		9 output data

103		EXTOUTDATA9(3)	PO44F		External FIFO port		9 output data

104		EXTOUTDATA9(4)	PO44F		External FIFO port		9 output data

105		VSSA5	GND		Ground

106		VDDA5	3V3		Power

107		EXTOUTDATA9(5)	PO44F		External FIFO port		9 output data

108		VSSB	GND		Ground

109		VDDB	3V3		Power

110		EXTOUTDATA9(6)	PO44F		External FIFO port		9 output data

111		EXTOUTDATA9(7)	PO44F		External FIFO port		9 output data

112		EXTOUTDATA9(8)	PO44F		External FIFO port		9 output data

113		EXTOUTEMPTYN9	PO44F		External FIFO port		9 output empty

114		EXTOUTREADN9	PIC		External FIFO port		9 output read

115		EXTINDATA9(0)	PIC		External FIFO port		9 input data

116		EXTINDATA9(1)	PIC		External FIFO port		9 input data

117		EXTINDATA9(2)	PIC		External FIFO port		9 input data

118		EXTINDATA9(3)	PIC		External FIFO port		9 input data

119		EXTINDATA9(4)	PIC		External FIFO port		9 input data

120		EXTINDATA9(5)	PIC		External FIFO port		9 input data

121		EXTINDATA9(6)	PIC		External FIFO port		9 input data

122		EXTINDATA9(7)	PIC		External FIFO port		9 input data

123		EXTINDATA9(8)	PIC		External FIFO port		9 input data

124		EXTINFULLN9	PO44F		External FIFO port		9 input full

125		VSSB	GND		Ground

126		VDDB	3V3		Power

127		EXTINWRITEN9	PIC		External FIFO port 9 input write

128		EXTOUTDATA10(0)	PO44F		External FIFO port		10 output data

129		EXTOUTDATA10(1)	PO44F		External FIFO port		10 output data

130		EXTOUTDATA10(2)	PO44F		External FIFO port		10 output data

131		EXTOUTDATA10(3)	PO44F		External FIFO port		10 output data

132		EXTOUTDATA10(4)	PO44F		External FIFO port		10 output data

133		EXTOUTDATA10(5)	PO44F		External FIFO port		10 output data

134		VSSB	GND		Ground

135		VDDB	3V3		Power

136		EXTOUTDATA10(6)	PO44F		External FIFO port		10 output data

137		EXTOUTDATA10(7)	PO44F		External FIFO port		10 output data


			Preliminary				28

Image 28

Atmel SpW-10X user manual EXTOUTDATA90 PO44F

Contents

UoDSpW-10X Issue Date Th JulyUserManual Ref. UoDSpW-10X Date Issue Comments Author11th July SpW-10X Contents Control Logic and Operational Modes Global Spacewire Link Control 103 136 128138 150 143151 15.16 List of Figures 100 List of Tables Able 9-7 E Xternal P ORT C ONTROL/S Tatus F Ields Introduction TERMS, Acronyms and Abbreviations Documents Ref. UoDSpW-10X UserManualDate 11th July Applicable Documents Document Number Document Title User Applications STAND-ALONE Router Node Interface Embedded Router Issue Date 11th July Expanding the Number of Router Ports Expanding the number of SpaceWire Ports SpW-10X Functional Overview Spacewire Ports External Ports Routing Table Configuration PortRouting Control Logic and Crossbar TIME-CODE Processing CONTROL/STATUS Registers Pin Signal Type Description PIN Locations VSSA2 GND PFOLVDS33Z EXTOUTDATA90 PO44F EXTOUTDATA108 PO44F EXTTIMEOUT6 PO44F Global Signals Device Interface Spacewire Signals SpW-10X SpaceWire SignalsTestIOEn TestEn DOUTMinus1 DOUTPlus2DOUTMinus2 DOUTPlus3 11th July DINPlus1 DINMinus1DINPlus2 DINMinus2 SpaceWire Input Fail Safe Resistors Lvds Receiver Fail-Safe Resistors SpW-10X UserManual Issue Date 11th July External Port Data SignalsExternal Port Interface Signals PinNo Dir Description Type EXT9INDATA5 Time-Code Signals PinNo Dir Description Type TIME-CODE SignalsSelexttime and the EXTTIMEIN70 EXTTIMEIN70 input Exttickin the value on EXTTIMEIN70 isExttickout is asserted Status Interface Signals Link error indication Signals PinNo Dir Description TypePower on Configuration Normal Operation Reset Configuration Signals Configuration interface timing specification 11th July Reset Configuration Signals Dir Description Feedbdiv at resetMaps to PORTXRATE20 Maps to Porstartonreqn POWER, GROUND, PLL and Lvds Signals GeneralDecoupling Lvds Reference PLL with external components Interface Operations External Port Interface Operation External port read timing specification TIME-CODE Interface Operation Status Interface Operation Time-Code Output Interface Status Output Bits Reset Configuration Interface Operation Reset configuration interface timing specification Spacewire Router Packet Types Packet Addresses Packet Header Deletion Packet PriorityPacket Priority Mapping Packet Address Physical Port type Invalid Addresses Supported Commands Command PacketsData Packets Read Command Issue Date Th July Read Single Address Characteristics Read Single Address Command Format SpW-10X EOP Read Incrementing Command Issue Date Th July Read Incrementing Address Characteristics Data Length MS 11th July 00h Read Modify Write Command 11 Read-Modify-Write Command Characteristics Preliminary66 RMW Read-Modify-Write example operation FEh 00h Write Command 14 Write Command Characteristics FEh 01h CRC MSB Status Command Error ResponseCode SpW-10X Command Packet Cyclic Redundancy Check Local Source Path Address Source Path Address Field Command Packet Fill Bytes Date 11 th July Spacewire Link Control Default operating modeControl Logic and Operational Modes Auto-Start Link-Disable Automatic deactivate driver mode Deactivate driver operating mode Setting the SpaceWire port transmit data rate Txrate +1 Setting SpaceWire Transmit Data Rate TX 10MbitDIV +1 Global Spacewire Link Control Disable on Silence mode Start on request modeCfgstartonreq bit Control Logic and Routing Packet address errorArbitration Arbitration of packets with matching priority Arbitration of three packets with matching priority Arbitration of packets with different priority SpW-10X SpW-10X Group Adaptive Routing 10 Normal group adaptive routing 11 Group adaptive routing when other ports busy Loop-back with Self-Addressing 13 Packet Self-Addressing mode Packet Blocking Blocked destination Blocking Allowed Mode 14 Destination Node Blocked a 16 Destination Node Blocked c Watchdog timer mode 19 Destination Node Blocked Watchdog Mode c Blocking Allowed 21 Source Node Stalled a 100 101 102 Register Definitions Internal Memory MAP Register Addresses Summary 11th July Configuration Register Addresses Group Adaptive Routing Table Registers 106 Issue Date Th July GAR Table Register Description Bits Name Reset Description Read/Write Value Port CONTROL/STATUS Registers Configuration Port Control/Status Register FieldsGeneric port control/status register fields Configuration port control/status register fields 11th July Bits Name Reset Description Read/Write Value 110 111 SpaceWire port control/status register bits SpaceWire Port Control/Status Register Fields 113 114 Router CONTROL/STATUS Registers External port control/status register bitsNetwork Discovery Register Router Identity Register Router Control Register Router Control Register Fields 118 119 Error active Register Error Active Register Fields Time-Code Register Time-Code Register Fields Device Manufacturer and Chip ID Register Time-Code Enable Register General Purpose Register Transmit Clock Control Register 125 126 Destination Key Register Unused Registers and Register BitsEmpty packets Writing to a READ-ONLY Register Clock and Reset Timing Parameters Switching CharacteristicsSerial Signals Timing Parameters External Port Timing Parameters External port input Fifo timing parameters TIME-CODE Interface Timing Parameters ERROR/STATUS Interface Timing Parameters Time-code Timectrrst interface 132 Switching Latency Latency and JitterClock Periods Router Latency Issue Date Th July SpaceWire port to SpaceWire port SpaceWire port to External portExternal port to SpaceWire port Time-code Latency Time-code Jitter 10.6.6 200M bits/s Input and Output Bit Rate Example DC Characteristics Electrical CharacteristicsOperating Conditions Symbol Description Value Units Absolute Maximum Ratings Symbol Description Value Units Absolute Maximum RatingsReliability Information Reliabilty Information Example Circuit Diagram Application Guidelines 139 PCB Design and Layout Guidelines External Ports Status / Power On Configuration InterfaceTime-code Interface 12.2.10 PLL PLL Layout Recommendations Anomalies and Warnings Anomalies 144 Reset Anomaly Data Strobe Reset Waveform 146 Data Strobe Disable Waveform Reset Anomaly Workarounds Parity Error Action Parity Error AnomalyParity Error Anomaly Parity Error Workaround No error end of packet inserted after parity error Technical Support Issue 3.3 to Issue Issue 3.2 to IssueIssue 3.1 to Issue Document Changes Issue 3.0 to Issue Issue 2.5 to Issue Issue 2.3 to Issue Issue 2.4 to IssueIssue 2.2 to Issue Issue 2.1 to Issue Issue 2.0 to IssueIssue 1.7 to Issue Issue 1.6 to Issue Issue 1.1 to Issue Issue 1.0 to Issue