420h/424h see .44 is cleared to | Texas Instruments PCI7421 specification

Table 9−2. Isochronous Receive Digital Video Enhancements Register Description (Continued)

BIT	FIELD NAME	TYPE	DESCRIPTION

7−6	RSVD	R	Reserved. Bits 7 and 6 return 0s when read.

5	DV_Branch1	RSC	When bit 5 is set to 1, the isochronous receive context 1 synchronizes reception to the DV frame start
			tag in bufferfill mode if input_more.b = 01b, and jumps to the descriptor pointed to by frameBranch if
			a DV frame start tag is received out of place. This bit is only interpreted when bit 4 (CIP_Strip1) is set
			to 1 and bit 30 (isochHeader) in the isochronous receive context control register at OHCI offset
			420h/424h (see Section 8.44) is cleared to 0.

4	CIP_Strip1	RSC	When bit 4 is set to 1, the isochronous receive context 1 strips the first two quadlets of payload. This
			bit is only interpreted when bit 30 (isochHeader) in the isochronous receive context control register at
			OHCI offset 420h/424h (see Section 8.44) is cleared to 0.

3−2	RSVD	R	Reserved. Bits 3 and 2 return 0s when read.

1	DV_Branch0	RSC	When bit 1 is set to 1, the isochronous receive context 0 synchronizes reception to the DV frame start
			tag in bufferfill mode if input_more.b = 01b and jumps to the descriptor pointed to by frameBranch if
			a DV frame start tag is received out of place. This bit is only interpreted when bit 0 (CIP_Strip0) is set
			to 1 and bit 30 (isochHeader) in the isochronous receive context control register at OHCI offset
			400h/404h (see Section 8.44) is cleared to 0.

0	CIP_Strip0	RSC	When bit 0 is set to 1, the isochronous receive context 0 strips the first two quadlets of payload. This
			bit is only interpreted when bit 30 (isochHeader) in the isochronous receive context control register at
			OHCI offset 400h/404h (see Section 8.44) is cleared to 0.

9−3

Image 227

Texas Instruments PCI7421, PCI7411 Reserved. Bits 7 and 6 return 0s when read, 420h/424h see .44 is cleared to, CIPStrip1

Contents

Data Manual Important Notice Contents −10 PC Card Controller Programming Model −1 ExCA Compatibility Registers Functions 0 and 1 −1 Vii Ohci Controller Programming Model −1Ohci Registers −1 Viii PHY Register Configuration 10−1TI Extension Registers −1 SD Host Controller Programming Model −1 Flash Media Controller Programming Model −1 Smart Card Controller Programming Model −1 Mechanical Information 15−1 Electrical Characteristics −1 Xii List of Illustrations Xiii List of Tables Xiv Functions 0 and 1 PCI Configuration Register Map Title −13 Xvi Xvii Xviii 1 PCI7621 Controller Controller Functional Description 3 PCI7611 Controller 2 PCI7421 Controller Multifunctional Terminals PCI Bus Power ManagementPower Switch Interface 4 PCI7411 Controller PCI Bus Interface Specification for PCI-to-CardBus Bridges Features Related Documents PCI Local Bus Specification Revision Trademarks Term Definitions Terms and DefinitionsOrdering Information −1. Terms and DefinitionsPage Terminal Descriptions −2. PCI7421 GHK/ZHK-Package Terminal Diagram −3. PCI7611 GHK/ZHK-Package Terminal Diagram −4. PCI7411 GHK/ZHK-Package Terminal Diagram Terminal Signal Name Number −1. Signal Names by GHK Terminal Number VCC Acperr BresetACC/BE2 VCC Latch ScclkBCC/BE0 BCE1 SCVCC5V Vsspll Grst FrameGNT Perr RIOUT/PME Signal Name Terminal Number −2. CardBus PC Card Signal Names Sorted Alphabetically Prst GND SdcmdPC2TEST3 Perr Trdy GND Signal Terminal Signal Name Number −3 -Bit PC Card Signal Names Sorted Alphabetically −12 −13 Detailed Terminal Descriptions −14 −4. Power Supply Terminals −15 −5. PC Card Power Switch Terminals−6. PCI System Terminals −16 −7. PCI Address and Data Terminals −17 −8. PCI Interface Control Terminals −18 −9. Multifunction and Miscellaneous Terminals −10 -Bit PC Card Address and Data Terminals Stschg −11 -Bit PC Card Interface Control Terminals AOE PCIO3 Vccb −12. CardBus PC Card Interface System Terminals BCAD0 −13. CardBus PC Card Address and Data Terminals BCCD2 −14. CardBus PC Card Interface Control Terminals Cstop −26 −15. Ieee 1394 Physical Layer Terminals −27 −16. SD/MMC Terminals−17. Memory Stick/PRO Terminals −28 −18. Smart Media/XD Terminals −19. Smart Card Terminals † −30 SD/MMC Power Supply SequencingEeprom SD/MMC MS/MSPRO 1 1394 PCI Bus Master I/O CharacteristicsClamping Voltages Peripheral Component Interconnect PCI Interface VCC Grst Prst Pclk Device ResetsSerial Eeprom I2C Bus ROM A1 SCL A2 SDA VCC Functions 0 and 1 CardBus Subsystem Identification Function 4 SD Host Subsystem Identification PC Card ApplicationsFunction 2 Ohci 1394 Subsystem Identification Function 3 Flash Media Subsystem Identification UltraMedia Card Detection PC Card Insertion/Removal and RecognitionLow Voltage CardBus Card Detection VCC VPP/VCORE Flash Media Card Detection−2. PC Card-Card Detect and Voltage Sense Connections CD2//CCD2 CD1//CCD1 VS2//CVS2 VS1//CVS1 −5. TPS2226 Control Logic-xVPP Internal Ring Oscillator−3. TPS2228 Control Logic-xVPP/VCORE −4. TPS2228 Control Logic-xVCC Spkrout Binaryspkr LED Socket Activity IndicatorsIntegrated Pullup Resistors for PC Card Interface Spkrout and Caudpwm Usage LED CardBus Socket Registers11 48-MHz Clock Requirements −7. CardBus Socket Registers Serial-Bus Interface Protocol Accessing Serial-Bus Devices Through SoftwareSerial Eeprom Interface Serial-Bus Interface Implementation −8. Serial-Bus Protocol Acknowledge −7. Serial-Bus Start/Stop Conditions and Bit Transfers −10. Serial-Bus Protocol-Byte Read Serial-Bus Eeprom Application GPE −9. Eeprom Loading MapSerial ROM Byte Description Offset PCI 2Eh, subsystem ID, byte LinkEnh HCControl.Program Phy EnablePCI 2Ch, subsystem vendor ID, byte PCI 2Dh, subsystem vendor ID, byte Programmable Interrupt Subsystem Card Type Event Mask Flag PC Card Functional and Card Status Change Interrupts−10. Interrupt Mask and Flag Registers −11. PC Card Interrupt Events and Description Card Type Event Signal DescriptionInterrupt Masks and Flags Using Parallel PCI Interrupts Using Parallel IRQ Interrupts −12. Interrupt Pin Register Cross Reference Power Management OverviewUsing Serialized Irqser Interrupts SMI Support in the PCI7x21/PCI7x11 Controller 1 1394 Power Management Function Supply VCC Vren Vrport CardBus PC Card Power ManagementIntegrated Low-Dropout Voltage Regulator LDO-VR CardBus Functions 0 and 1 Clock Run Protocol Reset GNT Suspend Pclk 5 16-Bit PC Card Power ManagementSuspend Mode Requirements for Suspend Mode Rienb Riout Ring IndicateCstsmask CSC Ringen RI Cdresume Power-management control/status CSR PCI Power Management−15. Power-Management Registers −18. Function 4 Power-Management Registers CardBus Bridge Power Management−16. Function 2 Power-Management Registers −17. Function 3 Power-Management Registers Acpi Support Master List of PME Context Bits and Global Reset-Only Bits −28 −29 PHY Port Cable Connection Ieee 1394 Application Information −31 Crystal Selection −32 Bus ResetCphy + CBD −33 −34 Access TAG Name Meaning PCI Configuration Register Map Functions 0−1. Bit Field Access Tag Descriptions −2. Functions 0 and 1 PCI Configuration Register Map Vendor ID Vendor ID Register Device ID Device ID-Smart Card enabledDevice ID Register Functions 0 BIT Signal Type Function Command RegisterCommand −3. Command Register Description −4. Status Register Description Status RegisterStatus Cache Line Size Register Revision ID RegisterClass Code Register Bist Register Latency Timer RegisterRegister Latency timer Header Type Register Register Capability pointer CardBus Socket Registers/ExCA Base Address RegisterCapability Pointer Register CardBus socket registers/ExCA base address −5. Secondary Status Register Description Secondary Status RegisterSecondary status Subordinate Bus Number Register PCI Bus Number RegisterCardBus Bus Number Register Memory base registers 0 CardBus Latency Timer RegisterRegister CardBus latency timer CardBus Memory Base Registers 0 Base registers 0 CardBus Memory Limit Registers 0CardBus I/O Base Registers 0 Memory limit registers 0 Register Interrupt line CardBus I/O Limit Registers 0Interrupt Line Register Limit registers 0 Interrupt pin − PCI function Interrupt Pin Register Bridge control Bridge Control RegisterInterrupt pin −6. Interrupt Pin Register Cross Reference Subsystem vendor ID Subsystem Vendor ID Register PC Card 16-bit I/F legacy-mode base-address Subsystem ID RegisterPC Card 16-Bit I/F Legacy-Mode Base-Address Register Subsystem ID −8. System Control Register Description System Control RegisterSystem control −8 . System Control Register Description Register Mccd debounce Mccd Debounce Register General control General Control RegisterGeneral control −9. General Control Register Description −10. General-Purpose Event Status Register Description General-Purpose Event Status RegisterGeneral-purpose event status General-Purpose Input Register General-Purpose Event Enable Register −13. General-Purpose Output Register Description General-Purpose Output RegisterGeneral-purpose output −14. Multifunction Routing Status Register Description Multifunction Routing Status RegisterMultifunction routing status −15. Retry Status Register Description Retry Status RegisterRetry status −16. Card Control Register Description Card Control RegisterCard control −17. Device Control Register Description Device Control RegisterDevice control −18. Diagnostic Register Description Diagnostic RegisterDiagnostic Register Next item pointer Capability ID RegisterNext Item Pointer Register Register Capability ID −19. Power Management Capabilities Register Description Power Management Capabilities RegisterPower management capabilities −20. Power Management Control/Status Register Description Power Management Control/Status RegisterPower management control/status Bpccen Power-Management Data RegisterPower management control/status bridge support extensions Power-management data −22. Serial Bus Data Register Description Serial Bus Data RegisterSerial Bus Index Register Serial bus data Rwcmd Serial Bus Slave Address RegisterRegister Serial bus slave address −24. Serial Bus Slave Address Register Description −25. Serial Bus Control/Status Register Description Serial Bus Control/Status RegisterSerial bus control/status −38 ExCA Compatibility Registers Functions 0 −1. ExCA Register Access Through I/O −1. ExCA Registers and Offsets Exca Register Name PCI Memory Address Exca Offset Offset HEX Iftype ExCA Identification and Revision RegisterExCA identification and revision −2. ExCA Identification and Revision Register Description −3. ExCA Interface Status Register Description ExCA Interface Status RegisterExCA interface status −4. ExCA Power Control Register Description-82365SL Support ExCA Power Control RegisterExCA power control −6. ExCA Interrupt and General Control Register Description ExCA Interrupt and General Control RegisterRegister ExCA interrupt and general control −7. ExCA Card Status-Change Register Description ExCA Card Status-Change RegisterExCA card status-change Register ExCA card status-change interrupt configuration ExCA Card Status-Change Interrupt Configuration Register −9. ExCA Address Window Enable Register Description ExCA Address Window Enable RegisterExCA address window enable −10. ExCA I/O Window Control Register Description ExCA I/O Window Control RegisterExCA I/O window control ExCA I/O Windows 0 and 1 Start-Address High-Byte Registers ExCA I/O Windows 0 and 1 Start-Address Low-Byte Registers ExCA I/O Windows 0 and 1 End-Address High-Byte Registers ExCA I/O Windows 0 and 1 End-Address Low-Byte Registers ExCA Memory Windows 0−4 Start-Address Low-Byte Registers ExCA Memory Windows 0−4 Start-Address High-Byte Registers ExCA Memory Windows 0−4 End-Address Low-Byte Registers ExCA Memory Windows 0−4 End-Address High-Byte Registers ExCA Memory Windows 0−4 Offset-Address Low-Byte Registers ExCA Memory Windows 0−4 Offset-Address High-Byte Registers ExCA card detect and general control ExCA Card Detect and General Control Register −15. ExCA Global Control Register Description ExCA Global Control RegisterExCA global control ExCA I/O Windows 0 and 1 Offset-Address High-Byte Registers ExCA I/O Windows 0 and 1 Offset-Address Low-Byte Registers Register ExCA memory windows 0−4 ExCA Memory Windows 0−4 Page Registers CardBus Socket Registers Functions 0 −2. Socket Event Register Description Socket Event RegisterSocket event −3. Socket Mask Register Description Socket Mask RegisterSocket mask −4. Socket Present State Register Description Socket Present State RegisterSocket present state Socket force event Socket Force Event Register −5. Socket Force Event Register Description −6. Socket Control Register Description Socket Control RegisterSocket control −7. Socket Power Management Register Description Socket Power Management RegisterSocket power management Pmcsrbse −1. Function 2 Configuration Register Map Device ID Register BIT Field Name Type Description −2. Command Register Description −3. Status Register Description Class code and revision ID Latency Timer and Class Cache Line Size RegisterLatency timer and class cache line size Class Code and Revision ID Register Ohci Base Address Register Header Type and Bist Register −8. TI Base Address Register Description TI Extension Base Address RegisterTI extension base address −9. CardBus CIS Base Address Register Description CardBus CIS Base Address RegisterCardBus CIS Pointer Register CardBus CIS base address Subsystem identification Power Management Capabilities Pointer RegisterPower management capabilities pointer Subsystem Identification Register 01h Inta 02h Intb 03h Intc Bits Intsel −11. Interrupt Line Register DescriptionRegister Interrupt pin BIT Field Name Type Description Intrline Ohci Control Register Minimum Grant and Maximum Latency Register Capabilityid Capability ID and Next Item Pointer RegistersCapability ID and next item pointer Nextitem −16. Power Management Capabilities Register Description Power management extension Power Management Control and Status RegisterPower Management Extension Registers Power management control and status Cnaout PCI PHY Control RegisterPCI PHY control −19. PCI PHY Control Register Description −20. PCI Miscellaneous Configuration Register Description PCI Miscellaneous Configuration RegisterPCI miscellaneous configuration −21. Link Enhancement Control Register Description Link Enhancement Control RegisterLink enhancement control Subdevid Subsystem Access RegisterSubsystem access −22. Subsystem Access Register Description −23. Gpio Control Register Description Gpio Control RegisterGpio control = GPIO0 Disablebmc GPIO0GPIOENB1 GPIO1 GPIODATA1 Guid ROM Guidrom −1. Ohci Register MapDMA Context Register Name Abbreviation Offset Physical request filter low PhysicalRequestFilterLoSet IsoRecvIntEventClearIsochronous receive interrupt mask IsoRecvIntMaskSet PhysicalRequestFilterHiClear Request Transmit Reserved Isochronous receive context commandAsynchronous context control ContextControlSet ContextControlClear −2. Ohci Version Register Description Ohci Version RegisterOhci version RSU Guid ROM Register−3. Guid ROM Register Description Guid ROM −4. Asynchronous Transmit Retries Register Description Asynchronous Transmit Retries RegisterCSR Data Register Asynchronous transmit retries CSR control CSR Compare RegisterCSR Control Register CSR compare Bus Identification Register Configuration ROM Header RegisterConfiguration ROM header −6. Configuration ROM Header Register Description −7. Bus Options Register Description Bus Options RegisterBus options Guid low Guid High RegisterGuid Low Register Guid high Posted Write Address Low Register Configuration ROM Mapping Register −10. Posted Write Address High Register Description Posted Write Address High RegisterPosted write address high RSU RSC Rscu Host Controller Control RegisterHost controller control −11. Host Controller Control Register Description LPS RSC Self-ID Buffer Pointer RegisterSelf-ID buffer pointer −12. Self-ID Count Register Description Self-ID Count RegisterSelf-ID count Isochronous receive channel mask high Isochronous Receive Channel Mask High Register Isochronous receive channel mask low Isochronous Receive Channel Mask Low Register RSC Rscu Interrupt Event RegisterInterrupt event −15. Interrupt Event Register Description Arrq Rscu Arrs Rscu −16. Interrupt Mask Register Description MasterIntEnableInterrupt Mask Register Interrupt mask Generation Arrs RSCArrq RSC Isochronous transmit interrupt event Isochronous Transmit Interrupt Event Register Isochronous transmit interrupt mask Isochronous Transmit Interrupt Mask Register Isochronous receive interrupt event Reserved. Bits 31−4 return 0s when readIsochronous Receive Interrupt Event Register Initial bandwidth available Isochronous Receive Interrupt Mask RegisterInitial Bandwidth Available Register Isochronous receive interrupt mask Initial Channels Available Low Register Initial Channels Available High Register Value for this field is 00h Fairness Control RegisterFairness control −22. Fairness Control Register Description −23. Link Control Register Description Link Control RegisterLink control −24. Node Identification Register Description Node Identification RegisterNode identification −25. PHY Control Register Description PHY Layer Control RegisterPHY layer control −26. Isochronous Cycle Timer Register Description Isochronous Cycle Timer RegisterIsochronous cycle timer −27. Asynchronous Request Filter High Register Description Asynchronous Request Filter High RegisterAsynchronous request filter high From that node are accepted −28. Asynchronous Request Filter Low Register Description Asynchronous Request Filter Low RegisterAsynchronous request filter low PhysReqAllBusses Physical Request Filter High RegisterPhysical request filter high −29. Physical Request Filter High Register Description That node are handled through the physical request context −30. Physical Request Filter Low Register Description Physical Request Filter Low RegisterPhysical Upper Bound Register Optional Register Physical request filter low Rscu RSU Asynchronous Context Control RegisterAsynchronous context control −31. Asynchronous Context Control Register Description DescriptorAddress Asynchronous Context Command Pointer RegisterAsynchronous context command pointer RSC RSU Isochronous Transmit Context Control RegisterIsochronous transmit context control Isochronous receive context control Isochronous Transmit Context Command Pointer RegisterIsochronous transmit context command pointer Isochronous Receive Context Control Register Context match register see .46 is ignored When software clears bit 15 runNot be changed while bit 10 active or bit 15 run is set to MultiChanMode −43 Isochronous Receive Context Command Pointer RegisterIsochronous receive context command pointer Isochronous receive context command pointer −35. Isochronous Receive Context Match Register Description Isochronous Receive Context Match RegisterIsochronous receive context match Link Enhancement Control Clear A8Ch DV and MPEG2 Timestamp Enhancements−1. TI Extension Register Map Link Enhancement Control Set Isochronous receive digital video enhancements Isochronous Receive Digital Video EnhancementsIsochronous Receive Digital Video Enhancements Register Ohci offset 420h/424h see .44 is cleared to Reserved. Bits 7 and 6 return 0s when read420h/424h see .44 is cleared to CIPStrip1 −3. Link Enhancement Register Description Reserved. Bit 11 returns 0 when read 10 ‡Link Enhancement Register Link enhancement −4. Timestamp Offset Register Description Timestamp Offset RegisterTimestamp offset Page RHB IBR −1. Base Register ConfigurationBase Registers Address BIT Position RHB −2. Base Register Field DescriptionsField Size Type Description Is unaffected by bus reset Long bus reset being performedLLC to service the interrupt Timeout BIT Position Address −3. Page 0 Port Status Register ConfigurationPort Status Register −4. Page 0 Port Status Register Field Descriptions −6. Page 1 Vendor ID Register Field Descriptions −5. Page 1 Vendor ID Register ConfigurationHardware reset and is unaffected by bus reset Vendor Identification Register NPA −7. Page 7 Vendor-Dependent Register ConfigurationVendor-Dependent Register −8. Page 7 Vendor-Dependent Register Field Descriptions PC0-PC2 Description Power-Class Programming−9. Power Class Descriptions Node does not need power and does not repeat power 10−8 Flash Media Controller Programming Model −1. Function 3 Configuration Register Map 11−2 Stepenb Pcispeed Devsel Is deasserted Programming interface. This field returns 00h when readStorage controller −7. Flash Media Base Address Register Description Flash Media Base Address RegisterFlash media base address Capabilities pointer Subsystem Vendor Identification RegisterCapabilities Pointer Register Subsystem vendor identification 11−8 −8. PCI Interrupt Pin RegisterIntsel Bits Useinta Intpin Maximum Latency Register Minimum Grant Register This field returns 00h when read −12. Power Management Capabilities Register Description PME Rsvd Power Management Bridge Support Extension RegisterPmestat RCU Pmeen −14. General Control Register Power Management Data RegisterPower management data Register at PCI offset 2Ch 11−14 −15. Subsystem Access Register DescriptionSubsystemVendorID Plln −16. Diagnostic Register DescriptionDiagnostic Tbdctrl 11−16 Maximum current −1. Function 4 Configuration Register MapSlot information 12−2 Bit 3 returns 0 when read Therefore, bit 9 returns 0 when readBit 5 returns 0 when read Transactions therefore, bit 4 returns 0 when read Syserr RCU 12−5 PeripheralDMA capabilities 12−6 Memory-read line, and memory-read multiple transactionsRead Type SD Host Base Address RegisterSD host base address −7. SD host Base Address Register Description 12−8 12.12 Interrupt Line Register Space see Section 12−9 Numberslots Slot Information RegisterRegister Maximum latency −11. Maximum Latency Register Description 12−11 Revision 12−12 −13. Power Management Capabilities Register DescriptionDriver is able to use it Controller to generate PME 12−13 Power management bridge support extensionEnable. Enables Signaling Register Dmasupport bit of each SD host socket is −15. General Control Register01 = Intb 10 = Intc 11 = Intd Dmaen Register at PCI offset 2Ch −16. Subsystem Access Register Description−17. Diagnostic Register Description Reserved. Bits 31−17 return 0s when read Slot 2 3.3-V Maximum Current Register Slot 0 3.3-V Maximum Current RegisterSlot 1 3.3-V Maximum Current Register Slot 5 3.3-V Maximum Current Register Slot 3 3.3-V Maximum Current RegisterSlot 4 3.3-V Maximum Current Register 12−18 60h−FCh −1. Function 5 Configuration Register Map1Ch−28h 13−2 Seren Intdis 13−4 Is enabled and the Smart Card controller hasTabtsig RCU Intstat Offset 08h Type Read-only Default 0780 0000h Smart Card base address register Smart Card Base Address RegisterSmart Card base address register Card is a multifunction device 13−7 Smart Card Base Address Register 1−4Smart Card base address register 1−4 13−8 13.13 Interrupt Line Register Space see Section 13−9 −7. PCI Interrupt Pin Register−8. Minimum Grant Register Description 13−10 −9. Maximum Latency Register Description PMED1 PMED0 D2SUPPORT −11. Power Management Capabilities Register DescriptionPMED3HOT PMED2 13−12 PME Grst RsvdDstate Pin = 01 = Intb pin = 10 = Intc pin = 11 = Intd pin = Gated to reduce power consumption−13. General Control Register −14. Subsystem ID Alias Register Description Subsystem ID Alias RegisterClass Code Alias Register Subsystem ID alias 13−15 Smart Card Configuration 1 RegisterSmart Card configuration Smart Card configuration −15. Smart Card Configuration 1 Register Description Reserved. Bits 7−0 return 0s when read 13−17 Smart Card Configuration 2 Register−16. Smart Card Configuration 2 Register Description Pwrupdelay 13−18 Avdd VCC VDPLL15 VDPLL33 Vccp Absolute Maximum Ratings Over Operating Temperature Ranges†Recommended Operating Conditions see Note Operation MIN NOM MAX Unit Recommended Operating Conditions TJ# Parameter Terminals Operation Test Conditions MIN MAX Unit Parameter Test Condition MIN MAX Unit 14.4.1 Device14.4.2 Driver 14.4.3 Receiver Parameter Test Conditions MIN TYP MAX Unit Switching Characteristics for PHY Port InterfaceOperating, Timing, and Switching Characteristics Parameter Alternate Test Conditions MIN MAX Unit Mechanical Information 15−2 Package Option Addendum