Functional Overview
2.4.6Memory manager operation
The memory manager module is responsible for controlling the state of the SMC and the updating of chip configuration registers.
This subsection describes:
•Low-power operation
•Chip configuration registers
•Direct commands on page 2-24.
Low-power operation
The SMC accepts requests to enter the
The SMC does not enter the
•there is no valid transfer held in the Format block
•there are no valid transfers held in the SMC interface
•all FIFOs are empty
•all memory interface blocks are IDLE.
When the
Chip configuration registers
The SMC provides a mechanism for synchronizing the switching of operating modes of the SMC with that of the memory device.
The smc_set_cycles Register and smc_set_opmode Register act as holding registers for new operating parameters until the SMC detects the memory device has switched modes.
Figure
Copyright © 2006 ARM Limited. All rights reserved. | ARM DDI 0389B |